In RFNOC block i need set sps a muliplay of master clock but not need high sps. I need low sps but I want to not use any ddc block in my usrp fpga image? Is it possible ? Can anyone guide me? Thanks in advance
_______________________________________________ USRP-users mailing list -- usrp-users@lists.ettus.com To unsubscribe send an email to usrp-users-le...@lists.ettus.com
