Thanks for giving useful information. Reason for i want to remove ddc in my FPGA image core, Really I have a USRP X300, I want to add a custom RFNOC block that it needs very much resources such a BRAM or others on FPGA USRP X300. I emphasize I don't afford to buy a new USRP x310 or X400. So I have to write more optimized code!
On Tue, May 13, 2025 at 4:17 PM Brian Padalino <bpadal...@gmail.com> wrote: > On Tue, May 13, 2025 at 4:34 AM sp <stackprogra...@gmail.com> wrote: > >> In RFNOC block i need set sps a muliplay of master clock but not need >> high sps. I need low sps but I want to not use any ddc block in my usrp >> fpga image? Is it possible ? Can anyone guide me? Thanks in advance >> > > No. The radio sample rates are fixed to the master clock rate. > > Any type of sample rate conversion needs to be done digitally. This is > typically done with the DUC or DDC. You could write your own block to do it > if you wanted, but it needs to just do the same thing the DUC or DDC does. > > Why can't you use the DDC in your design? > > Brian >
_______________________________________________ USRP-users mailing list -- usrp-users@lists.ettus.com To unsubscribe send an email to usrp-users-le...@lists.ettus.com
