(cache line == 128 bits) let's say cacheline[4]
int a = 1; // e.g. &a == 0xabcd0004
this part of memory is currently not in the cache. So :
1) [0xabcd0000, 0xabcd0010] == 128 bits is loaded from memory into cacheline.2) then 1 is loaded into cacheline[1]
3) [ write-through ] ---> sync with memory
or
[ write-back ] ---> delay synching
?
It seems to be correct indeed. IOW, any write op. involves cache line fetching (from L2 cache or main memory) if it's not in the L1.
Dmitry Adamushko
_______________________________________________ Xenomai-core mailing list Xenomai-core@gna.org https://mail.gna.org/listinfo/xenomai-core
