Public

Hi all,

This week this patchset was tested on 4 systems, two dGPU and two APU based, 
and tested across multiple display and connection types.

APU
        * Single Display eDP -> 1080p 60hz, 1920x1200 165hz, 3840x2400 60hz
        * Single Display DP (SST DSC) -> 4k144hz, 4k240hz
        * Multi display -> eDP + DP/HDMI/USB-C -> 1080p 60hz eDP + 4k 144hz, 4k 
240hz (Includes USB-C to DP/HDMI adapters)
        * Thunderbolt -> LG Ultrafine 5k
        * MST DSC -> Cable Matters 101075 (DP to 3x DP) with 3x 4k60hz 
displays, HP Hook G2 with 2x 4k60hz displays
        * USB 4 -> HP Hook G4, Lenovo Thunderbolt Dock, both with 2x 4k60hz DP 
and 1x 4k60hz HDMI displays
        * SST PCON -> Club3D CAC-1085 + 1x 4k 144hz, FRL3, at a max resolution 
supported by the dongle of 4k 120hz YUV420 12bpc.
        * MST PCON -> 1x 4k 144hz, FRL3, at a max resolution supported by the 
adapter of 4k 120hz RGB 8bpc.

DGPU
        * Single Display DP (SST DSC) -> 4k144hz, 4k240hz
        * Multiple Display DP -> 4k240hz + 4k144hz
        * MST (Startech MST14DP123DP [DP to 3x DP] and 2x 4k 60hz displays)
        * MST DSC (with Cable Matters 101075 [DP to 3x DP] with 3x 4k60hz 
displays)

The testing is a mix of automated and manual tests. Manual testing includes 
(but is not limited to)
        * Changing display configurations and settings
        * Video/Audio playback
        * Benchmark testing
        * Suspend/Resume testing
        * Feature testing (Freesync, HDCP, etc.)

Automated testing includes (but is not limited to)
        * Script testing (scripts to automate some of the manual checks)
        * IGT testing

The testing is mainly tested on the following displays, but occasionally there 
are tests with other displays
        * Samsung G8 Neo 4k240hz
        * Samsung QN55QN95B 4k 120hz
        * Acer XV322QKKV 4k144hz
        * HP U27 4k Wireless 4k60hz
        * LG 27UD58B 4k60hz
        * LG 32UN650WA 4k60hz
        * LG Ultrafine 5k 5k60hz
        * AU Optronics B140HAN01.1 1080p 60hz eDP
        * AU Optronics B160UAN01.J 1920x1200 165hz eDP
        * Samsung ATNA60YV02-0 3840x2400 60Hz OLED eDP


The patchset consists of the amd-staging-drm-next branch (Head commit -> 
e057322aedb24072dc6c7f531b1bbbaa0497c31b -> drm/amd/ras: report the bad page 
threshold in every work mode) with new patches added on top of it.

Tested on Ubuntu 26.04, on Gnome Wayland.

Tested-by: Dan Wheeler <[email protected]>

Thank you,

Dan Wheeler
Sr. Technologist | AMD
SW Display
------------------------------------------------------------------------------------------------------------------
1 Commerce Valley Dr E, Thornhill, ON L3T 7X6
amd.com


-----Original Message-----
From: Ray Wu <[email protected]>
Sent: Tuesday, October 13, 2026 7:08 AM
To: [email protected]
Cc: Wentland, Harry <[email protected]>; Li, Sun peng (Leo) 
<[email protected]>; Pillai, Aurabindo <[email protected]>; Li, Roman 
<[email protected]>; Lin, Wayne <[email protected]>; Chung, ChiaHsuan (Tom) 
<[email protected]>; Zuo, Jerry <[email protected]>; Wheeler, Daniel 
<[email protected]>; Wu, Ray <[email protected]>; LIPSKI, IVAN 
<[email protected]>; Hung, Alex <[email protected]>; Lin, Ping Lei 
<[email protected]>; Chen, Chen-Yu <[email protected]>; Wu, Ray 
<[email protected]>
Subject: [PATCH 00/30] DC Patches October 19, 2026

This DC patchset brings improvements in multiple areas. In summary, we have:

- Fix HDMI FRL FFE compliance test and adjust FRL LT timeout.
- Align eDP DSC link policy to minimize lane count.
- Add AS-SDP V3 support for VESA Panel Replay.
- Add DPG force-on-flip support.
- Log PSR/Replay status and exit PSR/Replay on non-modeset full updates.
- Reject invalid per-mode FreeSync timing and set VRR_EN state.
- Align VRR timing gate with FreeSync module.
- Warn on unadvertised modes without scaling.
- Use DMUB to notify PME and update DMU cmd header.
- Do not allow vbios version of dmubfw in the driver.
- Use picoseconds for line time and correct next frame calculation.
- Fix YUV422 semi-planar color blurring and UPSP chroma upsampling.
- Reset UPSP and pre-CSC registers on DCN6 DPP reset.
- Handle exit LS in second ISHARP programming block.
- Remove hard-coded min dcfclk for AC.
- Do not WARN when removing an unallocated MST payload.
- Various cleanups, KUnit test fixes and debug flag gating.

Cc: Dan Wheeler <[email protected]>

Alvin Lee (3):
  drm/amd/display: Update DMU cmd header
  drm/amd/display: Use picoseconds for line time on DCN6+
  drm/amd/display: Correct next frame calculation

Aric Cyr (1):
  drm/amd/display: move timing_adjust_pending into dc_stream_state

Charlene Liu (3):
  drm/amd/display: use dmub to notify pme
  drm/amd/display: Do not allow vbios version of dmubfw in the driver
  drm/amd/display: remove hard code min dcfclk for AC.

Dillon Varone (1):
  drm/amd/display: set VRR_EN for inactive state

Fangzhi Zuo (4):
  drm/amd/display: Simplify hdmi_automation debugfs with
    debugfs_create_bool
  drm/amd/display: reject invalid per-mode FreeSync timing
  drm/amd/display: warn on unadvertised modes without scaling
  drm/amd/display: align VRR timing gate with FreeSync module

Ilya Bakoulin (2):
  drm/amd/display: Fix HDMI FRL FFE compliance test
  drm/amd/display: Adjust HDMI FRL LT timeout

Ivan Lipski (2):
  drm/amd/display: Remove unused has_vsdb variable
  drm/amd/display: fix NULL dc deref in hpd_init KUnit tests

Kaier Hsueh (1):
  drm/amd/display: YUV422 Semi-Planar Images Show Color Blurring at
    Color Boundaries

Leon Huang (1):
  drm/amd/display: Add AS-SDP V3 support for VESA PR

Mario Limonciello (1):
  drm/amd/display: don't WARN when removing an unallocated MST payload

Piotr Maziarz (1):
  drm/amd/display: Gate DP_TRACE_SOURCE_SEQUENCE emission on the debug
    flag

Ray Wu (3):
  drm/amd/display: Align eDP DSC link policy to minimize lane count
  drm/amd/display: Log PSR and Replay status after mode change
  drm/amd/display: Exit PSR/Replay on non-modeset full updates

Roman Li (1):
  drm/amd/display: guard DCE-only hwseq definitions

Samson Tam (2):
  drm/amd/display: handle exit LS in second ISHARP programming block
  drm/amd/display: handle UPSP chroma upsampling in DML

Sharique Pervaiz (1):
  drm/amd/display: Add DPG force-on-flip support for SystemDisplayEnable

Sridevi Arvindekar (1):
  drm/amd/display: Reset UPSP and pre-CSC registers on DCN6 DPP reset

Taimur Hassan (2):
  drm/amd/display: [FW Promotion] Release 0.1.80.0
  drm/amd/display: Promote DC to 3.2.403

 .../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c |  61 ++++++---
 .../display/amdgpu_dm/amdgpu_dm_connector.c   |  44 +++---
 .../display/amdgpu_dm/amdgpu_dm_connector.h   |   2 +-
 .../amd/display/amdgpu_dm/amdgpu_dm_debugfs.c |  69 +---------
 .../display/amdgpu_dm/amdgpu_dm_freesync.c    |  43 +++++-
 .../amd/display/amdgpu_dm/amdgpu_dm_helpers.c |   7 +-
 .../tests/amdgpu_dm_connector_test.c          |   8 +-
 .../amdgpu_dm/tests/amdgpu_dm_freesync_test.c |  55 +++++++-  
.../amdgpu_dm/tests/amdgpu_dm_helpers_test.c  |  20 ++-
 .../amdgpu_dm/tests/amdgpu_dm_irq_test.c      |  48 ++++++-
 .../dc/clk_mgr/dcn42b/dcn42b_clk_mgr.c        |   2 -
 drivers/gpu/drm/amd/display/dc/core/dc.c      |  55 ++++++--
 .../drm/amd/display/dc/core/dc_hw_sequencer.c |  12 +-
 drivers/gpu/drm/amd/display/dc/dc.h           |   4 +-
 drivers/gpu/drm/amd/display/dc/dc_dmub_srv.c  |  17 +++  
drivers/gpu/drm/amd/display/dc/dc_dmub_srv.h  |  11 ++
 drivers/gpu/drm/amd/display/dc/dc_dp_types.h  |   3 +-
 .../gpu/drm/amd/display/dc/dc_hdmi_types.h    |   4 +-
 drivers/gpu/drm/amd/display/dc/dc_hw_types.h  |   1 -
 drivers/gpu/drm/amd/display/dc/dc_stream.h    |   3 +
 .../dml2_core_dcn6_funcs_mode_programming.c   |   4 +-
 .../dml2_core_dcn6_funcs_mode_support.c       |   3 +-
 .../alternate_pstate_shared_lib.c             |  11 +-
 .../amd/display/dc/dpp/dcn401/dcn401_dpp.h    |   8 +-
 .../display/dc/dpp/dcn401/dcn401_dpp_dscl.c   |  40 ++++--
 .../drm/amd/display/dc/dpp/dcn60/dcn60_dpp.c  |  17 ++-
 .../drm/amd/display/dc/dpp/dcn60/dcn60_dpp.h  |   1 +
 .../amd/display/dc/dpp/dcn60/dcn60_dpp_dscl.c |   7 +
 .../amd/display/dc/hwss/dce110/dce110_hwseq.c |  55 ++++++--
 .../amd/display/dc/hwss/dcn20/dcn20_hwseq.c   |   7 +
 .../amd/display/dc/hwss/dcn401/dcn401_hwseq.c |  11 ++
 .../display/dc/link/hwss/link_hwss_hpo_frl.c  |   3 +
 .../gpu/drm/amd/display/dc/link/link_dpms.c   |   2 +
 .../display/dc/link/protocols/link_hdmi_frl.c | 129 +++++++++++++-----
 drivers/gpu/drm/amd/display/dc/sspl/dc_spl.c  |   7 +
 .../gpu/drm/amd/display/dmub/inc/dmub_cmd.h   |  34 ++++-
 .../gpu/drm/amd/display/dmub/src/dmub_dcn42.c |   7 +
 .../amd/display/modules/inc/mod_info_packet.h |   5 +
 .../display/modules/info_packet/info_packet.c |  38 +++++-
 39 files changed, 634 insertions(+), 224 deletions(-)

--
2.43.0

Reply via email to