Hello Martin, Scott,

In the for what its worth category, in a previous life I worked with Fibre
Channel which  also has an official error rate in the 10^-12 range.   I
don't recall which standard covers Fibre Channel but the error rate is
familiar.   What was interesting is the rational for the error rate.

For Fibre Channel with a 1.0625 GB bit rate, 10^-12 bit errors per bit would
amount to one error in approximately 15 minuites.   It turns out that such
an error rate is unacceptably high for Fibre Channel, and presumably for the
OC-48 interface.    The published limit was based on what could reasonably
be tested as opposed to expected actual performance.  A working Fibre
Channel interface generally wont have even 1 error in 2 or 3 years of
operation, but that's not trivial to measure.  You'd need to another factor
of 10^-5 for the three year test.

Best Regards

George Stults
[own opinions only]


 -----Original Message-----
From:   Martin Garwood [mailto:[email protected]] 
Sent:   Wednesday, July 25, 2001 8:01 PM
To:     Scott Lemon; [email protected]
Subject:        Re: SONET ESD performance


Scott,

The permissible errors relate back to your system specification (IRS) as it
relates to BERs.  For an OC-48 interface you may be working off a rate of
around
10^-12 and it only takes a few weeks to test that !!, so the easiest and
short answer is, no bit errors should be observed during the ESD testing for
optical (read high speed) interfaces.

The statement regarding 1 errored second per discharge is the default should
your system spec fail to address bit errors (not likely).

My 2c.

Best Regards,
Martin.

----- Original Message -----
From: "Scott Lemon" <[email protected]>
To: <[email protected]>
Sent: Wednesday, July 25, 2001 11:43 AM
Subject: SONET ESD performance


>
> Hi group,
> I am looking for guidance with respect to allowable "service-affecting
> responses" for a SONET system (e.g. OC-48) when tested to GR-1089 ESD
> immunity requirements.  GR-1089 R2-3 states that "service-affecting
> responses, unless within system operating limits,...shall not occur."
> Para. 2.3 gives "maximum of one errored second per discharge" as a limit
> on bit errors, but no other specific guidance.  Anyone out there willing
> to share their GR-1089 pass/fail criteria for ESD testing on a SONET
> system with respect to performance during the discharge??  Are there any
> documents that are recommended as reference?
>
> Thanks in advance!
>
> Regards,
> Scott Lemon
> [email protected]
>
>
> -------------------------------------------
> This message is from the IEEE EMC Society Product Safety
> Technical Committee emc-pstc discussion list.
>
> Visit our web site at:  http://www.ewh.ieee.org/soc/emcs/pstc/
>
> To cancel your subscription, send mail to:
>      [email protected]
> with the single line:
>      unsubscribe emc-pstc
>
> For help, send mail to the list administrators:
>      Michael Garretson:        [email protected]
>      Dave Heald                [email protected]
>
> For policy questions, send mail to:
>      Richard Nute:           [email protected]
>      Jim Bacher:             [email protected]
>
> All emc-pstc postings are archived and searchable on the web at:
>     http://www.rcic.com/      click on "Virtual Conference Hall,"
>



-------------------------------------------
This message is from the IEEE EMC Society Product Safety
Technical Committee emc-pstc discussion list.

Visit our web site at:  http://www.ewh.ieee.org/soc/emcs/pstc/

To cancel your subscription, send mail to:
     [email protected]
with the single line:
     unsubscribe emc-pstc

For help, send mail to the list administrators:
     Michael Garretson:        [email protected]
     Dave Heald                [email protected]

For policy questions, send mail to:
     Richard Nute:           [email protected]
     Jim Bacher:             [email protected]

All emc-pstc postings are archived and searchable on the web at:
    http://www.rcic.com/      click on "Virtual Conference Hall,"

-------------------------------------------
This message is from the IEEE EMC Society Product Safety
Technical Committee emc-pstc discussion list.

Visit our web site at:  http://www.ewh.ieee.org/soc/emcs/pstc/

To cancel your subscription, send mail to:
     [email protected]
with the single line:
     unsubscribe emc-pstc

For help, send mail to the list administrators:
     Michael Garretson:        [email protected]
     Dave Heald                [email protected]

For policy questions, send mail to:
     Richard Nute:           [email protected]
     Jim Bacher:             [email protected]

All emc-pstc postings are archived and searchable on the web at:
    http://www.rcic.com/      click on "Virtual Conference Hall,"

Reply via email to