Oh,  In regard to the "method" post,  Consideration for backlash must be 
part of the move distance.  Whether Backlash Take Up  (BTU) value or Uni 
directional Approach (UDA) compensation.

There is always some!  The use of travel  indicators will tell you how much.


----- Original Message ----- 
From: "Mark Wendt (Contractor)" <[email protected]>
To: "Enhanced Machine Controller (EMC)" <[email protected]>
Sent: Thursday, March 25, 2010 10:36
Subject: Re: [Emc-users] Jogging inaccuracies


> Cal,
>
>         'Splain that one to me.  I'm having trouble getting my mind
> around that setup and how it will determine the accuracy of the run
> down the x axis.  I've never seen it done so I'm not sure how I'd set that 
> up.
>
> Mark
>
> At 10:25 AM 3/25/2010, you wrote:
>>Put a lesser indicator at each end of the span.
>>
>>The distance between is moot.
>>
>>
>>----- Original Message -----
>>From: "Mark Wendt (Contractor)" <[email protected]>
>>To: "Enhanced Machine Controller (EMC)" <[email protected]>
>>Sent: Thursday, March 25, 2010 10:20
>>Subject: Re: [Emc-users] Jogging inaccuracies
>>
>>
>> > At 10:10 AM 3/25/2010, you wrote:
>> >>You also need to take into account the form accuracy of the rack and
>> >>its gear, this will give a cyclic error at tooth rate.
>> >>
>> >>The stepper will not give accurate amounts with microsteps, again its
>> >>a cyclic error between steps specially if the torque as a percentage
>> >>of what the stepper can do.
>> >>
>> >>Dave Caroline
>> >
>> > Sure wish I knew somebody with a 52" dial indicator...  ;-)  That's
>> > the length of the run in the x axis.  Be nice to see if this kinda
>> > all averages out over the length of the run.
>> >
>> > Mark
>> >
>> >
>> >
>> ------------------------------------------------------------------------------
>> > Download Intel&#174; Parallel Studio Eval
>> > Try the new software tools for yourself. Speed compiling, find bugs
>> > proactively, and fine-tune applications for parallel performance.
>> > See why Intel Parallel Studio got high marks during beta.
>> > http://p.sf.net/sfu/intel-sw-dev
>> > _______________________________________________
>> > Emc-users mailing list
>> > [email protected]
>> > https://lists.sourceforge.net/lists/listinfo/emc-users
>> >
>>
>>
>>------------------------------------------------------------------------------
>>Download Intel&#174; Parallel Studio Eval
>>Try the new software tools for yourself. Speed compiling, find bugs
>>proactively, and fine-tune applications for parallel performance.
>>See why Intel Parallel Studio got high marks during beta.
>>http://p.sf.net/sfu/intel-sw-dev
>>_______________________________________________
>>Emc-users mailing list
>>[email protected]
>>https://lists.sourceforge.net/lists/listinfo/emc-users
>
>
> ------------------------------------------------------------------------------
> Download Intel&#174; Parallel Studio Eval
> Try the new software tools for yourself. Speed compiling, find bugs
> proactively, and fine-tune applications for parallel performance.
> See why Intel Parallel Studio got high marks during beta.
> http://p.sf.net/sfu/intel-sw-dev
> _______________________________________________
> Emc-users mailing list
> [email protected]
> https://lists.sourceforge.net/lists/listinfo/emc-users 


------------------------------------------------------------------------------
Download Intel&#174; Parallel Studio Eval
Try the new software tools for yourself. Speed compiling, find bugs
proactively, and fine-tune applications for parallel performance.
See why Intel Parallel Studio got high marks during beta.
http://p.sf.net/sfu/intel-sw-dev
_______________________________________________
Emc-users mailing list
[email protected]
https://lists.sourceforge.net/lists/listinfo/emc-users

Reply via email to