changeset 2eaf1809c6c6 in /z/repo/gem5
details: http://repo.gem5.org/gem5?cmd=changeset;node=2eaf1809c6c6
description:
Script: Fix the scripts that use the num_cpus cache parameter
This patch merely removes the use of the num_cpus cache parameter
which no longer exists after the introduction of the masterIds. The
affected scripts fail when trying to set the parameter. Note that this
patch does not update the regression stats.
diffstat:
configs/common/CacheConfig.py | 1 -
tests/configs/realview-simple-atomic-dual.py | 1 -
2 files changed, 0 insertions(+), 2 deletions(-)
diffs (22 lines):
diff -r a230379caf65 -r 2eaf1809c6c6 configs/common/CacheConfig.py
--- a/configs/common/CacheConfig.py Tue Feb 14 03:41:53 2012 -0500
+++ b/configs/common/CacheConfig.py Tue Feb 14 12:11:18 2012 -0500
@@ -46,7 +46,6 @@
system.tol2bus = Bus()
system.l2.cpu_side = system.tol2bus.master
system.l2.mem_side = system.membus.slave
- system.l2.num_cpus = options.num_cpus
for i in xrange(options.num_cpus):
if options.caches:
diff -r a230379caf65 -r 2eaf1809c6c6
tests/configs/realview-simple-atomic-dual.py
--- a/tests/configs/realview-simple-atomic-dual.py Tue Feb 14 03:41:53
2012 -0500
+++ b/tests/configs/realview-simple-atomic-dual.py Tue Feb 14 12:11:18
2012 -0500
@@ -83,7 +83,6 @@
system.l2c = L2(size='4MB', assoc=8)
system.l2c.cpu_side = system.toL2Bus.master
system.l2c.mem_side = system.membus.slave
-system.l2c.num_cpus = 2
#connect up the cpu and l1s
for c in cpus:
_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev
