-----------------------------------------------------------
This is an automatically generated e-mail. To reply, visit:
http://reviews.gem5.org/r/2794/
-----------------------------------------------------------
(Updated May 26, 2015, 12:49 p.m.)
Review request for Default.
Repository: gem5
Description (updated)
-------
Changeset 10824:91803d728dc0
---------------------------
slicc: support for multiple cache entry types in the same state machine
To have multiple Entry types (e.g., a cache Entry type and
a directory Entry type), just declare one of them as a secondary
type by using the pair 'main="false"', e.g.:
structure(DirEntry, desc="...", interface="AbstractCacheEntry",
main="false") {
...and the primary type would be declared:
structure(Entry, desc="...", interface="AbstractCacheEntry") {
Diffs (updated)
-----
src/mem/slicc/symbols/StateMachine.py
df2aa91dba5b0f0baa351039f0802baad9ed8f1d
Diff: http://reviews.gem5.org/r/2794/diff/
Testing
-------
Thanks,
Tony Gutierrez
_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev
