-----------------------------------------------------------
This is an automatically generated e-mail. To reply, visit:
http://reviews.gem5.org/r/2827/
-----------------------------------------------------------

(Updated May 27, 2015, 10:29 p.m.)


Review request for Default.


Repository: gem5


Description (updated)
-------

Changeset 10849:866258a4a31e
---------------------------
x86: decode instructions with vex prefix

This patch updates the x86 decoder so that it can decode instructions with vex
prefix. It also updates the isa with opcodes from vex opcode maps 1, 2 and 3.
Note that none of the instructions have been implemented yet. The
implementations would be provided in due course of time.


Diffs (updated)
-----

  src/arch/x86/types.hh e61f847e74fd 
  src/arch/x86/types.cc e61f847e74fd 
  src/arch/x86/decoder_tables.cc e61f847e74fd 
  src/arch/x86/isa/bitfields.isa e61f847e74fd 
  src/arch/x86/isa/decoder/decoder.isa e61f847e74fd 
  src/arch/x86/isa/decoder/vex_opcodes.isa PRE-CREATION 
  src/arch/x86/isa_traits.hh e61f847e74fd 
  src/arch/x86/decoder.hh e61f847e74fd 
  src/arch/x86/decoder.cc e61f847e74fd 

Diff: http://reviews.gem5.org/r/2827/diff/


Testing
-------


Thanks,

Nilay Vaish

_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev

Reply via email to