Daniel Carvalho has uploaded a new patch set (#2). (
https://gem5-review.googlesource.com/c/public/gem5/+/17190 )
Change subject: mem-cache: Fix write hit latency calculation order
......................................................................
mem-cache: Fix write hit latency calculation order
Patch 6d8694a5fb5cfb905186249581cc6a3fde6cc38a changes the order
at which the access latency is calculated for hits. This order
is incorrect, since the calculations must use the blk's whenReady
value before the access is satisfied.
Change-Id: I30dae5435f54200cc8fdf71fd0dbd2cf9c6f8b17
Signed-off-by: Daniel <[email protected]>
---
M src/mem/cache/base.cc
1 file changed, 9 insertions(+), 8 deletions(-)
--
To view, visit https://gem5-review.googlesource.com/c/public/gem5/+/17190
To unsubscribe, or for help writing mail filters, visit
https://gem5-review.googlesource.com/settings
Gerrit-Project: public/gem5
Gerrit-Branch: master
Gerrit-Change-Id: I30dae5435f54200cc8fdf71fd0dbd2cf9c6f8b17
Gerrit-Change-Number: 17190
Gerrit-PatchSet: 2
Gerrit-Owner: Daniel Carvalho <[email protected]>
Gerrit-MessageType: newpatchset
_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev
