Hi Monir, Rather avoid any such hacks and use the MinorCPU. The paper was written when gem5 did not have a properly working in-order model.
Andreas From: gem5-users <[email protected]<mailto:[email protected]>> on behalf of "Zaman, Monir" <[email protected]<mailto:[email protected]>> Reply-To: gem5 users mailing list <[email protected]<mailto:[email protected]>> Date: Tuesday, 23 August 2016 at 23:05 To: "[email protected]<mailto:[email protected]>" <[email protected]<mailto:[email protected]>> Subject: [gem5-users] Changing O3 CPU to InOrderCPU functionality Hello All, I have read a paper titled “Micro-architectural Simulation of In-order and Out-of-order ARM Microprocessors with gem5” where the author modified the O3CPU Instruction Scheduler to issue “inorder” and also disabled the “rename stage”. I am trying to do the same, but don’t know which file/s to look at. What functions should I look at to start with? Any suggestions would be helpful. Sincerely Monir Zaman IMPORTANT NOTICE: The contents of this email and any attachments are confidential and may also be privileged. If you are not the intended recipient, please notify the sender immediately and do not disclose the contents to any other person, use it for any purpose, or store or copy the information in any medium. Thank you.
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
