another thing is does that mean in the current physicalmemory model, reads won't get delayed because of a longer latency of writeback request to memory, and memory bus bandwidth won't tied up because of longer latency writes? So writeback won't consume memory bus bandwidth and only read request consume memory bus bandwidth?
Thanks, Sheng
_______________________________________________ m5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/m5-users
