hi Steve, Thanks a lot. i know now. if i use DRAMemory model, i consider if there's a read request after a write request accessing the same bank(the same row?), and the write request takes longer to complete, the read request will be delayed, right? So the total sim_ticks may changed also? really appreciate for your patience and help.
Thanks, Sheng
_______________________________________________ m5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/m5-users
