Very light stress test to bombard the submission backends with a large
stream with requests of randomly assigned priorities. Preemption will be
occasionally requested, but never succeed!

Signed-off-by: Chris Wilson <[email protected]>
Cc: Michał Winiarski <[email protected]>
Cc: Tvrtko Ursulin <[email protected]>
---
 drivers/gpu/drm/i915/selftests/intel_lrc.c | 83 ++++++++++++++++++++++
 1 file changed, 83 insertions(+)

diff --git a/drivers/gpu/drm/i915/selftests/intel_lrc.c 
b/drivers/gpu/drm/i915/selftests/intel_lrc.c
index 1aea7a8f2224..8c8e6a8f7d52 100644
--- a/drivers/gpu/drm/i915/selftests/intel_lrc.c
+++ b/drivers/gpu/drm/i915/selftests/intel_lrc.c
@@ -6,6 +6,7 @@
 
 #include "../i915_selftest.h"
 #include "igt_flush_test.h"
+#include "i915_random.h"
 
 #include "mock_context.h"
 
@@ -573,6 +574,87 @@ static int live_preempt_hang(void *arg)
        return err;
 }
 
+static int random_range(struct rnd_state *rnd, int min, int max)
+{
+       return i915_prandom_u32_max_state(max - min, rnd) + min;
+}
+
+static int random_priority(struct rnd_state *rnd)
+{
+       return random_range(rnd, I915_PRIORITY_MIN, I915_PRIORITY_MAX);
+}
+
+static int live_preempt_smoke(void *arg)
+{
+#define NCTX 1024
+       struct drm_i915_private *i915 = arg;
+       struct i915_gem_context **contexts;
+       struct intel_engine_cs *engine;
+       enum intel_engine_id id;
+       IGT_TIMEOUT(end_time);
+       I915_RND_STATE(prng);
+       unsigned long count;
+       int err = -ENOMEM;
+       int n;
+
+       if (!HAS_LOGICAL_RING_PREEMPTION(i915))
+               return 0;
+
+       contexts = kmalloc_array(NCTX, sizeof(*contexts), GFP_KERNEL);
+       if (!contexts)
+               return -ENOMEM;
+
+       mutex_lock(&i915->drm.struct_mutex);
+       intel_runtime_pm_get(i915);
+
+       for (n = 0; n < NCTX; n++) {
+               contexts[n] = kernel_context(i915);
+               if (!contexts[n])
+                       goto err_ctx;
+       }
+
+       count = 0;
+       do {
+               for_each_engine(engine, i915, id) {
+                       struct i915_gem_context *ctx =
+                               contexts[i915_prandom_u32_max_state(NCTX,
+                                                                   &prng)];
+                       struct i915_request *rq;
+
+                       ctx->sched.priority = random_priority(&prng);
+
+                       rq = i915_request_alloc(engine,  ctx);
+                       if (IS_ERR(rq)) {
+                               err = PTR_ERR(rq);
+                               goto err_ctx;
+                       }
+
+                       i915_request_add(rq);
+                       count++;
+               }
+       } while (!__igt_timeout(end_time, NULL));
+
+       pr_info("Submitted %lu requests across %d engines and %d contexts\n",
+               count, INTEL_INFO(i915)->num_rings, NCTX);
+
+       err = 0;
+err_ctx:
+       if (igt_flush_test(i915, I915_WAIT_LOCKED))
+               err = -EIO;
+
+       for (n = 0; n < NCTX; n++) {
+               if (!contexts[n])
+                       break;
+               kernel_context_close(contexts[n]);
+       }
+
+       intel_runtime_pm_put(i915);
+       mutex_unlock(&i915->drm.struct_mutex);
+       kfree(contexts);
+       return err;
+#undef NCTX
+}
+
 int intel_execlists_live_selftests(struct drm_i915_private *i915)
 {
        static const struct i915_subtest tests[] = {
@@ -580,6 +662,7 @@ int intel_execlists_live_selftests(struct drm_i915_private 
*i915)
                SUBTEST(live_preempt),
                SUBTEST(live_late_preempt),
                SUBTEST(live_preempt_hang),
+               SUBTEST(live_preempt_smoke),
        };
 
        if (!HAS_EXECLISTS(i915))
-- 
2.19.0

_______________________________________________
Intel-gfx mailing list
[email protected]
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to