Hi Manjukumar, Just in case it was simply missing in u-boot-zynq-scr, I have added it and created the pull request (link <https://github.com/Xilinx/meta-xilinx/pull/21>).
Regards, Adrian On 27.01.2020 12:15, Adrian via Lists.Yoctoproject.Org wrote: > > Hi Mike, > > Thank you for your reply. > > I know there are different flows to program the FPGA with their > specific advantages and disadvantages. I would like to know what is > the intended, default flow. Manjukumar, as you seem to be author of > u-boot-zynq-scr.bb which, according to information on github (link > <https://github.com/Xilinx/meta-xilinx/pull/19#discussion_r361995643>), > replaces u-boot-zynq-uenv.bb maybe you could address my question? > > Regards, > > Adrian > > > On 27.01.2020 08:59, Mike Looijmans wrote: >> Met vriendelijke groet / kind regards, >> >> Mike Looijmans >> System Expert >> >> >> TOPIC Embedded Products B.V. >> Materiaalweg 4, 5681 RJ Best >> The Netherlands >> >> T: +31 (0) 499 33 69 69 >> E: [email protected] >> W: www.topicproducts.com >> >> Please consider the environment before printing this e-mail >> On 24-01-2020 19:14, Adrian via Lists.Yoctoproject.Org wrote: >>> Hi, >>> >>> I can't find in u-boot-zynq-scr a part which would download a bitfile to >>> FPGA (as it was done in u-boot-zynq-uenv). What is the default flow of >>> downloading bitfile to the FPGA in warrior/zeus? >>> >> I use a devicetree overlay and let Linux program the FPGA. Much faster, and >> I >> don't have to create a new bloated boot image for each and every >> application. >> And when the FPGA doesn't program correctly I still have a working Linux box >> and can investigate it runtime. >> > >
-=-=-=-=-=-=-=-=-=-=-=- Links: You receive all messages sent to this group. View/Reply Online (#4638): https://lists.yoctoproject.org/g/meta-xilinx/message/4638 Mute This Topic: https://lists.yoctoproject.org/mt/70077081/21656 Group Owner: [email protected] Unsubscribe: https://lists.yoctoproject.org/g/meta-xilinx/unsub [[email protected]] -=-=-=-=-=-=-=-=-=-=-=-
