Ok, after a few suggestions & offers to help, & a little time to think things over, here is what the first pin-swapper will do:

The script will run within the PCB module.
Upon activation of the script:
------------------------------------------
1: You can select any valid pin.
(shown in small INFO window)
Display: Pin#1 -> Component designator, Pin name, Pin number, Net associated with pin.


2: You can now select any second valid pin.
(shown in small INFO window)
Display: Pin#2 -> Component designator, Pin name, Pin number, Net associated with pin.


Now, the script will change the net associated with Pin#1 to the net on Pin#2 & vise-versa.

Create/Append to the file> Pin_swap_log.txt <- the 2 last displayed lines

Close the info window & exit.
-------------------------------------------

Now, can I assume that later-on in our work that the "Update Schematic" will be adequate?
Is this what we all want?


________
Brian G.


----- Original Message ----- From: "Brian Guralnick" <[EMAIL PROTECTED]>
To: "Protel EDA Discussion List" <[EMAIL PROTECTED]>
Sent: Wednesday, November 24, 2004 10:55 AM
Subject: [PEDA] The P99se pin-swapper script. Part 1.



The P99se pin-swapper script.  Part 1.



Ok, for those who have seen my earlier posted/emailed PCB design & technique, you should already realize that a pin-swapping basic script is in my best interest. To date, to do those PCBs, I relied on making schematic components look like their actual footprint & planed the PCB layout right from the schematic stage. For multi-page designs, I still had to manually swap pins by relabling & moving connections all the time.





Step 1, the PCB basic script pin-swapper.



My idea is to have it activated by a hot-key. When routing, once the hot-key is pressed, a new selection cursor would appear & allow me to select any pin on the destination IC. The selected pin’s net will them be swapped with the original net’d pin.



Step 2, the pin-swapper script will create a Verilog compatible code pinout table which can be use in any FPGA software to include as a pinout file.



Step 3, the pin-swapper will recognize grouped pins on IC & swap entire groups when such a pin-swap done.



The idea here is if you have a quad op-amp, labeled inv_a, in_a, out_a, & ***_b & ***_c & ***_d, if you swap an inv_a with an inv_c, you will be asked if you want to swap the entire group of ***_a with ***_c. This will even work for FPGAs where you have a block of IOs which are grouped together. For this to work, you will need to name the lib of the FPGA component's IOs, & potential grouped VCCIO for those IOs, with my naming convention.





Comments…



________
Brian G.




____________________________________________________________ You are subscribed to the PEDA discussion forum

To Post messages:
mailto:[EMAIL PROTECTED]

Unsubscribe and Other Options:
http://techservinc.com/mailman/listinfo/peda_techservinc.com

Browse or Search Old Archives (2001-2004):
http://www.mail-archive.com/[email protected]

Browse or Search Current Archives (2004-Current):
http://www.mail-archive.com/[email protected]




____________________________________________________________ You are subscribed to the PEDA discussion forum

To Post messages:
mailto:[EMAIL PROTECTED]

Unsubscribe and Other Options:
http://techservinc.com/mailman/listinfo/peda_techservinc.com

Browse or Search Old Archives (2001-2004):
http://www.mail-archive.com/[email protected]

Browse or Search Current Archives (2004-Current):
http://www.mail-archive.com/[email protected]



Reply via email to