I'm working with some large devices (>500 pins), and I'm interested in
representing the schematic symbols as hetero type devices (split
representations of the parts into logical blocks). Is there any efficient
way to do this in '99SE?  I don't seem to find any references to this in the
help or user guide; can anyone suggest a good methodology for accomplishing
this?

Thanks!

Cliff Ober

* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/proteledaforum@techservinc.com
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *

Reply via email to