I was wondering if Protel's PLD package can handle Verilog source files &
compile them.


-----------------------------------------------------------------
If anyone know of a Verilog discussion group, other than (Yahoo&Google
groups) with a similar atmosphere to PEDA.  Please email me off list.
_____________
Brian Guralnick
[EMAIL PROTECTED]
QUARTUS users, go here- > http://quartus.point-lab.com/


* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/proteledaforum@techservinc.com
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *

Reply via email to