Re: SDwire boards?

2020-05-27 Thread Stefan Roese

Hi Simon,

On 28.05.20 03:53, Simon Glass wrote:

I am doing a little run of these  for my lab
to allow automating updating a uSD card over USB while still plugged into a
board. Does anyone want some? About $25 each.


I am interested. Could you please manufacture 2 boards for me as
well?

Thanks,
Stefan


RE: [PATCH 10/24] arm: Remove configs/P2041RDB_NAND_defconfig board

2020-05-27 Thread Priyanka Jain
>-Original Message-
>From: U-Boot  On Behalf Of Jagan Teki
>Sent: Wednesday, May 27, 2020 10:17 PM
>To: Simon Glass ; Tom Rini 
>Cc: u-boot@lists.denx.de; linux-amar...@amarulasolutions.com; Jagan Teki
>
>Subject: [PATCH 10/24] arm: Remove configs/P2041RDB_NAND_defconfig
>board
>
>This board has not been converted to CONFIG_DM_SPI by the deadline.
>
>Remove it.
>
>Signed-off-by: Jagan Teki 
>---
> arch/powerpc/cpu/mpc85xx/Kconfig  |   1 -
> board/freescale/p2041rdb/Kconfig  |  14 -
> board/freescale/p2041rdb/MAINTAINERS  |  11 -
> board/freescale/p2041rdb/Makefile |  10 -
> board/freescale/p2041rdb/README   | 141 --
> board/freescale/p2041rdb/cpld.c   | 157 --
> board/freescale/p2041rdb/cpld.h   |  54 --
> board/freescale/p2041rdb/ddr.c| 143 --
> board/freescale/p2041rdb/eth.c| 201 
> board/freescale/p2041rdb/p2041rdb.c   | 244 -
> configs/P2041RDB_NAND_defconfig   |  64 ---
> configs/P2041RDB_SDCARD_defconfig |  63 ---
> configs/P2041RDB_SECURE_BOOT_defconfig|  57 ---
> configs/P2041RDB_SPIFLASH_defconfig   |  64 ---
> configs/P2041RDB_SRIO_PCIE_BOOT_defconfig |  50 --
> configs/P2041RDB_defconfig|  62 ---
> include/configs/P2041RDB.h| 585 --
> 17 files changed, 1921 deletions(-)
> delete mode 100644 board/freescale/p2041rdb/Kconfig
> delete mode 100644 board/freescale/p2041rdb/MAINTAINERS
> delete mode 100644 board/freescale/p2041rdb/Makefile
> delete mode 100644 board/freescale/p2041rdb/README
> delete mode 100644 board/freescale/p2041rdb/cpld.c
> delete mode 100644 board/freescale/p2041rdb/cpld.h
> delete mode 100644 board/freescale/p2041rdb/ddr.c
> delete mode 100644 board/freescale/p2041rdb/eth.c
> delete mode 100644 board/freescale/p2041rdb/p2041rdb.c
> delete mode 100644 configs/P2041RDB_NAND_defconfig
> delete mode 100644 configs/P2041RDB_SDCARD_defconfig
> delete mode 100644 configs/P2041RDB_SECURE_BOOT_defconfig
> delete mode 100644 configs/P2041RDB_SPIFLASH_defconfig
> delete mode 100644 configs/P2041RDB_SRIO_PCIE_BOOT_defconfig
> delete mode 100644 configs/P2041RDB_defconfig
> delete mode 100644 include/configs/P2041RDB.h
>
NXP plans to keep maintaining P2041RDB. Please don't merge this patch in master.

The espi series of patches for DM migration were in review since long, but 
could not be merged because of dependency.
NXP engineers are working on rebasing the DM espi migration patch series.

http://patchwork.ozlabs.org/project/uboot/list/?series=127282=*
http://patchwork.ozlabs.org/project/uboot/list/?series=138873

Nacked-by: Priyanka Jain 


RE: [PATCH 09/24] arm: Remove configs/P1022DS_36BIT_NAND_defconfig board

2020-05-27 Thread Priyanka Jain
>-Original Message-
>From: U-Boot  On Behalf Of Jagan Teki
>Sent: Wednesday, May 27, 2020 10:17 PM
>To: Simon Glass ; Tom Rini 
>Cc: u-boot@lists.denx.de; linux-amar...@amarulasolutions.com; Jagan Teki
>
>Subject: [PATCH 09/24] arm: Remove
>configs/P1022DS_36BIT_NAND_defconfig board
>
>This board has not been converted to CONFIG_DM_SPI by the deadline.
>
>Remove it.
>
>Patch-cc: Timur Tabi 
>Signed-off-by: Jagan Teki 
>---
> arch/powerpc/cpu/mpc85xx/Kconfig |   1 -
> board/freescale/p1022ds/Kconfig  |  12 -
> board/freescale/p1022ds/MAINTAINERS  |  13 -
> board/freescale/p1022ds/Makefile |  25 -
> board/freescale/p1022ds/README   |  23 -
> board/freescale/p1022ds/ddr.c| 106 
> board/freescale/p1022ds/diu.c| 478 --
> board/freescale/p1022ds/law.c|  18 -
> board/freescale/p1022ds/p1022ds.c| 364 --
> board/freescale/p1022ds/spl.c| 131 -
> board/freescale/p1022ds/spl_minimal.c|  71 ---
> board/freescale/p1022ds/tlb.c| 101 
> configs/P1022DS_36BIT_NAND_defconfig |  80 ---
> configs/P1022DS_36BIT_SDCARD_defconfig   |  74 ---
> configs/P1022DS_36BIT_SPIFLASH_defconfig |  76 ---
> configs/P1022DS_36BIT_defconfig  |  62 ---
> configs/P1022DS_NAND_defconfig   |  79 ---
> configs/P1022DS_SDCARD_defconfig |  73 ---
> configs/P1022DS_SPIFLASH_defconfig   |  75 ---
> configs/P1022DS_defconfig|  61 ---
> include/configs/P1022DS.h| 593 ---
> 21 files changed, 2516 deletions(-)
> delete mode 100644 board/freescale/p1022ds/Kconfig
> delete mode 100644 board/freescale/p1022ds/MAINTAINERS
> delete mode 100644 board/freescale/p1022ds/Makefile
> delete mode 100644 board/freescale/p1022ds/README
> delete mode 100644 board/freescale/p1022ds/ddr.c
> delete mode 100644 board/freescale/p1022ds/diu.c
> delete mode 100644 board/freescale/p1022ds/law.c
> delete mode 100644 board/freescale/p1022ds/p1022ds.c
> delete mode 100644 board/freescale/p1022ds/spl.c
> delete mode 100644 board/freescale/p1022ds/spl_minimal.c
> delete mode 100644 board/freescale/p1022ds/tlb.c
> delete mode 100644 configs/P1022DS_36BIT_NAND_defconfig
> delete mode 100644 configs/P1022DS_36BIT_SDCARD_defconfig
> delete mode 100644 configs/P1022DS_36BIT_SPIFLASH_defconfig
> delete mode 100644 configs/P1022DS_36BIT_defconfig
> delete mode 100644 configs/P1022DS_NAND_defconfig
> delete mode 100644 configs/P1022DS_SDCARD_defconfig
> delete mode 100644 configs/P1022DS_SPIFLASH_defconfig
> delete mode 100644 configs/P1022DS_defconfig
> delete mode 100644 include/configs/P1022DS.h
>

Please change prefix in subject arm->powerpc. Rest looks fine.

Reviewed-by: Priyanka Jain 


Re: [PATCH] mkimage: Default to adding a crc32 hash with '-f auto'

2020-05-27 Thread Wolfgang Denk
Dear Simon,

In message 
<20200527072419.1.I6b204b428d46addbce0f668960df1756a0bd5a0a@changeid> you wrote:
> This option currently does not add any sort of hash to the images in the
> FIT.
>
> Add a hash node requesting a crc32 checksum, which at least provides some
> protection.
>
> The crc32 value is easily ignored (e.g. in SPL) if not needed. and takes
> up only about 48 bytes per image, including overhead.
>
> Suggested-by: Wolfgang Denk 
> Signed-off-by: Simon Glass 

Thanks a lot!

Reviewed-by: Wolfgang Denk 


Best regards,

Wolfgang Denk

-- 
DENX Software Engineering GmbH,  Managing Director: Wolfgang Denk
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-10 Fax: (+49)-8142-66989-80 Email: w...@denx.de
"I knew then (in 1970) that a 4-kbyte minicomputer would cost as much
as a house. So I reasoned  that  after  college,  I'd  have  to  live
cheaply in an apartment and put all my money into owning a computer."
  - Apple co-founder Steve Wozniak, EE Times, June 6, 1988, pg 45


RE: [PATCH 06/24] arm: Remove configs/MPC8536DS_36BIT_defconfig board

2020-05-27 Thread Priyanka Jain
>-Original Message-
>From: U-Boot  On Behalf Of Jagan Teki
>Sent: Wednesday, May 27, 2020 10:17 PM
>To: Simon Glass ; Tom Rini 
>Cc: u-boot@lists.denx.de; linux-amar...@amarulasolutions.com; Jagan Teki
>
>Subject: [PATCH 06/24] arm: Remove configs/MPC8536DS_36BIT_defconfig
>board
Please change prefix arm -> powerpc in the entire patch series
>
>This board has not been converted to CONFIG_DM_SPI by the deadline.
>
>Remove it.
>
>Patch-cc: Priyanka Jain 
>Signed-off-by: Jagan Teki 
>---
> arch/powerpc/cpu/mpc85xx/Kconfig  |   1 -
> board/freescale/mpc8536ds/Kconfig |  12 -
> board/freescale/mpc8536ds/MAINTAINERS |   9 -
> board/freescale/mpc8536ds/Makefile|  10 -
> board/freescale/mpc8536ds/README  | 127 -
> board/freescale/mpc8536ds/ddr.c   |  59 ---
> board/freescale/mpc8536ds/law.c   |  19 -
> board/freescale/mpc8536ds/mpc8536ds.c | 293 
> board/freescale/mpc8536ds/tlb.c   |  70 ---
> configs/MPC8536DS_36BIT_defconfig |  61 ---
> configs/MPC8536DS_SDCARD_defconfig|  60 ---
> configs/MPC8536DS_SPIFLASH_defconfig  |  61 ---
> configs/MPC8536DS_defconfig   |  60 ---
> include/configs/MPC8536DS.h   | 642 --
> 14 files changed, 1484 deletions(-)
> delete mode 100644 board/freescale/mpc8536ds/Kconfig  delete mode
>100644 board/freescale/mpc8536ds/MAINTAINERS
> delete mode 100644 board/freescale/mpc8536ds/Makefile
> delete mode 100644 board/freescale/mpc8536ds/README  delete mode
>100644 board/freescale/mpc8536ds/ddr.c  delete mode 100644
>board/freescale/mpc8536ds/law.c  delete mode 100644
>board/freescale/mpc8536ds/mpc8536ds.c
> delete mode 100644 board/freescale/mpc8536ds/tlb.c  delete mode 100644
>configs/MPC8536DS_36BIT_defconfig  delete mode 100644
>configs/MPC8536DS_SDCARD_defconfig
> delete mode 100644 configs/MPC8536DS_SPIFLASH_defconfig
> delete mode 100644 configs/MPC8536DS_defconfig  delete mode 100644
>include/configs/MPC8536DS.h
>

Reviewed-by: Priyanka Jain 


RE: [PATCH 04/24] arm: Remove configs/C29XPCIE_NAND_defconfig board

2020-05-27 Thread Priyanka Jain
>-Original Message-
>From: U-Boot  On Behalf Of Jagan Teki
>Sent: Wednesday, May 27, 2020 10:17 PM
>To: Simon Glass ; Tom Rini 
>Cc: u-boot@lists.denx.de; linux-amar...@amarulasolutions.com; Jagan Teki
>
>Subject: [PATCH 04/24] arm: Remove configs/C29XPCIE_NAND_defconfig
>board
>
>This board has not been converted to CONFIG_DM_SPI by the deadline.
>
>Remove it.
>
>Patch-cc: Po Liu 
>Signed-off-by: Jagan Teki 
>---
> arch/powerpc/cpu/mpc85xx/Kconfig|   1 -
> board/freescale/c29xpcie/Kconfig|  14 -
> board/freescale/c29xpcie/MAINTAINERS|  10 -
> board/freescale/c29xpcie/Makefile   |  25 --
> board/freescale/c29xpcie/README | 100 -
> board/freescale/c29xpcie/c29xpcie.c | 159 ---
> board/freescale/c29xpcie/cpld.c | 133 --
> board/freescale/c29xpcie/cpld.h |  39 --
> board/freescale/c29xpcie/ddr.c  | 106 -
> board/freescale/c29xpcie/law.c  |  18 -
> board/freescale/c29xpcie/spl.c  |  81 
> board/freescale/c29xpcie/spl_minimal.c  |  63 ---
> board/freescale/c29xpcie/tlb.c  |  84 
> configs/C29XPCIE_NAND_defconfig |  70 
> configs/C29XPCIE_NOR_SECBOOT_defconfig  |  55 ---
> configs/C29XPCIE_SPIFLASH_SECBOOT_defconfig |  57 ---
> configs/C29XPCIE_SPIFLASH_defconfig |  55 ---
> configs/C29XPCIE_defconfig  |  53 ---
> include/configs/C29XPCIE.h  | 443 
> 19 files changed, 1566 deletions(-)
> delete mode 100644 board/freescale/c29xpcie/Kconfig
> delete mode 100644 board/freescale/c29xpcie/MAINTAINERS
> delete mode 100644 board/freescale/c29xpcie/Makefile
> delete mode 100644 board/freescale/c29xpcie/README
> delete mode 100644 board/freescale/c29xpcie/c29xpcie.c
> delete mode 100644 board/freescale/c29xpcie/cpld.c
> delete mode 100644 board/freescale/c29xpcie/cpld.h
> delete mode 100644 board/freescale/c29xpcie/ddr.c
> delete mode 100644 board/freescale/c29xpcie/law.c
> delete mode 100644 board/freescale/c29xpcie/spl.c
> delete mode 100644 board/freescale/c29xpcie/spl_minimal.c
> delete mode 100644 board/freescale/c29xpcie/tlb.c
> delete mode 100644 configs/C29XPCIE_NAND_defconfig
> delete mode 100644 configs/C29XPCIE_NOR_SECBOOT_defconfig
> delete mode 100644 configs/C29XPCIE_SPIFLASH_SECBOOT_defconfig
> delete mode 100644 configs/C29XPCIE_SPIFLASH_defconfig
> delete mode 100644 configs/C29XPCIE_defconfig
> delete mode 100644 include/configs/C29XPCIE.h
>

Reviewed-by: Priyanka Jain 


RE: [PATCH 03/24] arm: Remove configs/BSC9132QDS_NAND_DDRCLK100_SECURE_defconfig board

2020-05-27 Thread Priyanka Jain
>-Original Message-
>From: U-Boot  On Behalf Of Jagan Teki
>Sent: Wednesday, May 27, 2020 10:17 PM
>To: Simon Glass ; Tom Rini 
>Cc: u-boot@lists.denx.de; linux-amar...@amarulasolutions.com; Jagan Teki
>
>Subject: [PATCH 03/24] arm: Remove
>configs/BSC9132QDS_NAND_DDRCLK100_SECURE_defconfig board
>
>This board has not been converted to CONFIG_DM_SPI by the deadline.
>
>Remove it.
>
>Patch-cc: Naveen Burmi 
>Patch-cc: Ruchika Gupta 
>Signed-off-by: Jagan Teki 
>---
> arch/powerpc/cpu/mpc85xx/Kconfig  |   1 -
> board/freescale/bsc9132qds/Kconfig|  14 -
> board/freescale/bsc9132qds/MAINTAINERS|  25 -
> board/freescale/bsc9132qds/Makefile   |  21 -
> board/freescale/bsc9132qds/README | 150 -
> board/freescale/bsc9132qds/bsc9132qds.c   | 432 --
> board/freescale/bsc9132qds/ddr.c  | 191 --
> board/freescale/bsc9132qds/law.c  |  28 -
> board/freescale/bsc9132qds/spl_minimal.c  | 117 
> board/freescale/bsc9132qds/tlb.c  |  91 ---
> ...BSC9132QDS_NAND_DDRCLK100_SECURE_defconfig |  66 ---
> configs/BSC9132QDS_NAND_DDRCLK100_defconfig   |  72 ---
> ...BSC9132QDS_NAND_DDRCLK133_SECURE_defconfig |  66 ---
> configs/BSC9132QDS_NAND_DDRCLK133_defconfig   |  72 ---
> .../BSC9132QDS_NOR_DDRCLK100_SECURE_defconfig |  65 ---
> configs/BSC9132QDS_NOR_DDRCLK100_defconfig|  63 --
> .../BSC9132QDS_NOR_DDRCLK133_SECURE_defconfig |  65 ---
> configs/BSC9132QDS_NOR_DDRCLK133_defconfig|  63 --
> ...C9132QDS_SDCARD_DDRCLK100_SECURE_defconfig |  66 ---
> configs/BSC9132QDS_SDCARD_DDRCLK100_defconfig |  63 --
> ...C9132QDS_SDCARD_DDRCLK133_SECURE_defconfig |  66 ---
> configs/BSC9132QDS_SDCARD_DDRCLK133_defconfig |  63 --
> ...132QDS_SPIFLASH_DDRCLK100_SECURE_defconfig |  66 ---
> .../BSC9132QDS_SPIFLASH_DDRCLK100_defconfig   |  64 --
> ...132QDS_SPIFLASH_DDRCLK133_SECURE_defconfig |  66 ---
> .../BSC9132QDS_SPIFLASH_DDRCLK133_defconfig   |  64 --
> include/configs/BSC9132QDS.h  | 548 --
> 27 files changed, 2668 deletions(-)
> delete mode 100644 board/freescale/bsc9132qds/Kconfig
> delete mode 100644 board/freescale/bsc9132qds/MAINTAINERS
> delete mode 100644 board/freescale/bsc9132qds/Makefile
> delete mode 100644 board/freescale/bsc9132qds/README
> delete mode 100644 board/freescale/bsc9132qds/bsc9132qds.c
> delete mode 100644 board/freescale/bsc9132qds/ddr.c
> delete mode 100644 board/freescale/bsc9132qds/law.c
> delete mode 100644 board/freescale/bsc9132qds/spl_minimal.c
> delete mode 100644 board/freescale/bsc9132qds/tlb.c
> delete mode 100644
>configs/BSC9132QDS_NAND_DDRCLK100_SECURE_defconfig
> delete mode 100644 configs/BSC9132QDS_NAND_DDRCLK100_defconfig
> delete mode 100644
>configs/BSC9132QDS_NAND_DDRCLK133_SECURE_defconfig
> delete mode 100644 configs/BSC9132QDS_NAND_DDRCLK133_defconfig
> delete mode 100644
>configs/BSC9132QDS_NOR_DDRCLK100_SECURE_defconfig
> delete mode 100644 configs/BSC9132QDS_NOR_DDRCLK100_defconfig
> delete mode 100644
>configs/BSC9132QDS_NOR_DDRCLK133_SECURE_defconfig
> delete mode 100644 configs/BSC9132QDS_NOR_DDRCLK133_defconfig
> delete mode 100644
>configs/BSC9132QDS_SDCARD_DDRCLK100_SECURE_defconfig
> delete mode 100644 configs/BSC9132QDS_SDCARD_DDRCLK100_defconfig
> delete mode 100644
>configs/BSC9132QDS_SDCARD_DDRCLK133_SECURE_defconfig
> delete mode 100644 configs/BSC9132QDS_SDCARD_DDRCLK133_defconfig
> delete mode 100644
>configs/BSC9132QDS_SPIFLASH_DDRCLK100_SECURE_defconfig
> delete mode 100644 configs/BSC9132QDS_SPIFLASH_DDRCLK100_defconfig
> delete mode 100644
>configs/BSC9132QDS_SPIFLASH_DDRCLK133_SECURE_defconfig
> delete mode 100644 configs/BSC9132QDS_SPIFLASH_DDRCLK133_defconfig
> delete mode 100644 include/configs/BSC9132QDS.h
>

Reviewed-by: Priyanka Jain 


Re: [PATCH][v4 5/6] board: tbs2910: Enable distro_boot support.

2020-05-27 Thread Soeren Moch
On 27.05.20 02:39, Denis 'GNUtoo' Carikli wrote:
> On Sun, 1 Mar 2020 14:59:04 +0100
> Soeren Moch  wrote:
>
>> On 27.02.20 01:37, Denis 'GNUtoo' Carikli wrote:
>>> This keeps the compatibility with the old bootcmd.
> [...]
>>> --- a/include/configs/tbs2910.h
>>> +++ b/include/configs/tbs2910.h
>>> @@ -8,6 +8,15 @@
>>>  #ifndef __TBS2910_CONFIG_H
>>>  #define __TBS2910_CONFIG_H
>>>
>>> +#define BOOT_TARGET_DEVICES(func) \
>>> +   func(MMC, mmc, 0) \
>>> +   func(MMC, mmc, 1) \
>>> +   func(MMC, mmc, 2) \
>>> +   func(SATA, sata, 0) \
>>> +   func(USB, usb, 0)
>>> +
>>> +#include 
>>> +
>>>  #include "mx6_common.h"
>> I prefer to include the new section below the existing #include
>> "mx6_common.h". This way we keep that include at the usual place in
>> the beginning, while marking the config_distro_bootcmd.h as special
>> case.
> Is right under the "General configuration" comment a good place for
> that?
>
If you ask, maybe a new section
/* Distroboot */
before " Environment organization" would look nicer. Or can this even go
below BOOTENV in your new CONFIG_EXTRA_ENV_SETTINGS?

Soeren




Re: [PATCH v2] misc: i2c_eeprom: implement different probe test eeprom offset

2020-05-27 Thread Eugen.Hristev
On 28.05.2020 06:59, Heiko Schocher wrote:
> Hello Eugen,
> 
> Am 07.05.2020 um 17:08 schrieb eugen.hris...@microchip.com:
>> On 07.05.2020 18:02, Baruch Siach wrote:
>>> Hi Heiko,
>>>
>>> On Thu, May 07 2020, Heiko Schocher wrote:
 Am 07.05.2020 um 10:53 schrieb Eugen Hristev:
> Because of this commit :
> 5ae84860b0 ("misc: i2c_eeprom: verify that the chip is functional 
> at probe()")
> at probe time, each eeprom is tested for read at offset 0.
>
> The Atmel AT24MAC402 eeprom has different mapping. One i2c slave 
> address is
> used for the lower 0x80 bytes and another i2c slave address is used 
> for the
> upper 0x80 bytes. Because of this basically the i2c master sees 2 
> different
> slaves. We need the upper bytes because we read the unique MAC 
> address from
> this EEPROM area.
>
> However this implies that our slave address will return error on reads
> from address 0x0 to 0x80.
>
> To solve this, implemented an offset field inside platform data 
> that is by
> default 0 (as it is used now), but can be changed in the compatible 
> table.
>
> The probe function will now read at this offset and use it, instead 
> of blindly
> checking offset 0.
>
> This will fix the regression noticed on these EEPROMs since the commit
> abovementioned that introduces the probe failed issue.
>
> Signed-off-by: Eugen Hristev 
> ---
>
> Please disregard patch
> [PATCH] misc: i2c_eeprom: implement different probe test eeprom offset
>
> as that patch was mistakenly done on an older u-boot version.
> This v2 patch applies correctly on u-boot/master
>
> Changes in v2:
> - adapt to latest changes in driver. v1 was done on u-boot 2020.01 
> accidentaly.
>
>     drivers/misc/i2c_eeprom.c | 8 +++-
>     1 file changed, 7 insertions(+), 1 deletion(-)

 Thanks for rebasing!

 I prefer to fix the issue instead reverting commit:

 5ae84860b0 ("misc: i2c_eeprom: verify that the chip is functional at 
 probe()")

 Reviewed-by: Heiko Schocher 

 @Baruch, is this Ok for you?
>>>
>>> According to the Linux driver there are more devices that need read
>>> offset. 24cs32 and 24cs64 are affected. This patch does not fix the
>>> regression for those devices.
>>>
>>> Eugen, would it be possible for you to extend the fix to 24cs32/64 and
>>> test on real hardware?
>>
>> Hi Baruch,
>>
>> This patch fixes my issue at hand and the eeprom which I have at my
>> disposal. I will look to see if I have those, but, most likely not.
>> I can extend the fix, but I cannot test, so, I rather not go blind 
>> with it.
> 
> Any news here?

Hello Heiko,

I do not have any other memory in the compatible list at my disposal 
right now. I assumed that you would take this patch as-is. If I hit the 
issue on another memory, I will send another patch.
Right now with the lockdown this is the only memory I have.

Eugen
> 
> Thanks!
> 
> bye,
> HEiko
>>
>> Eugen
>>>
>>> baruch
>>>
> diff --git a/drivers/misc/i2c_eeprom.c b/drivers/misc/i2c_eeprom.c
> index ef5f103c98..32a1b20856 100644
> --- a/drivers/misc/i2c_eeprom.c
> +++ b/drivers/misc/i2c_eeprom.c
> @@ -17,6 +17,7 @@ struct i2c_eeprom_drv_data {
>    u32 pagesize; /* page size in bytes */
>    u32 addr_offset_mask; /* bits in addr used for offset 
> overflow */
>    u32 offset_len; /* size in bytes of offset */
> +    u32 start_offset; /* valid start offset inside memory, by 
> default 0 */
>     };
>   int i2c_eeprom_read(struct udevice *dev, int offset, uint8_t 
> *buf, int
> size)
> @@ -147,7 +148,11 @@ static int i2c_eeprom_std_probe(struct udevice 
> *dev)
>    i2c_set_chip_addr_offset_mask(dev, data->addr_offset_mask);
>    /* Verify that the chip is functional */
> -    ret = i2c_eeprom_read(dev, 0, _byte, 1);
> +    /*
> + * Not all eeproms start from offset 0. Valid offset is available
> + * in the platform data struct.
> + */
> +    ret = i2c_eeprom_read(dev, data->start_offset, _byte, 1);
>    if (ret)
>    return -ENODEV;
>     @@ -215,6 +220,7 @@ static const struct i2c_eeprom_drv_data
> atmel24mac402_data = {
>    .pagesize = 16,
>    .addr_offset_mask = 0,
>    .offset_len = 1,
> +    .start_offset = 0x80,
>     };
>   static const struct i2c_eeprom_drv_data atmel24c32_data = {
>
>>>
>>>
>>> -- 
>>>    ~. .~   Tk 
>>> Open Systems
>>> =}ooO--U--Ooo{= 
>>>
>>>  - bar...@tkos.co.il - tel: +972.52.368.4656, 
>>> http://www.tkos.co.il -
>>>
>>
> 
> -- 
> DENX Software Engineering GmbH,  Managing Director: Wolfgang Denk
> HRB 165235 Munich, Office: 

RE: [PATCH 02/24] arm: Remove configs/BSC9131RDB_NAND_SYSCLK100_defconfig board

2020-05-27 Thread Priyanka Jain
>-Original Message-
>From: U-Boot  On Behalf Of Jagan Teki
>Sent: Wednesday, May 27, 2020 10:17 PM
>To: Simon Glass ; Tom Rini 
>Cc: u-boot@lists.denx.de; linux-amar...@amarulasolutions.com; Jagan Teki
>
>Subject: [PATCH 02/24] arm: Remove
>configs/BSC9131RDB_NAND_SYSCLK100_defconfig board
>
>This board has not been converted to CONFIG_DM_SPI by the deadline.
>
>Remove it.
>
>Patch-cc: Poonam Aggrwal 
>Signed-off-by: Jagan Teki 
>---
> arch/powerpc/cpu/mpc85xx/Kconfig  |   1 -
> board/freescale/bsc9131rdb/Kconfig|  12 -
> board/freescale/bsc9131rdb/MAINTAINERS|   9 -
> board/freescale/bsc9131rdb/Makefile   |  21 --
> board/freescale/bsc9131rdb/README | 151 
> board/freescale/bsc9131rdb/bsc9131rdb.c   |  82 -
> board/freescale/bsc9131rdb/ddr.c  | 170 -
> board/freescale/bsc9131rdb/law.c  |  18 -
> board/freescale/bsc9131rdb/spl_minimal.c  | 105 --
> board/freescale/bsc9131rdb/tlb.c  |  61 
> configs/BSC9131RDB_NAND_SYSCLK100_defconfig   |  64 
> configs/BSC9131RDB_NAND_defconfig |  63 
> .../BSC9131RDB_SPIFLASH_SYSCLK100_defconfig   |  56 ---
> configs/BSC9131RDB_SPIFLASH_defconfig |  56 ---
> include/configs/BSC9131RDB.h  | 337 --
> 15 files changed, 1206 deletions(-)
> delete mode 100644 board/freescale/bsc9131rdb/Kconfig
> delete mode 100644 board/freescale/bsc9131rdb/MAINTAINERS
> delete mode 100644 board/freescale/bsc9131rdb/Makefile
> delete mode 100644 board/freescale/bsc9131rdb/README  delete mode
>100644 board/freescale/bsc9131rdb/bsc9131rdb.c
> delete mode 100644 board/freescale/bsc9131rdb/ddr.c  delete mode 100644
>board/freescale/bsc9131rdb/law.c  delete mode 100644
>board/freescale/bsc9131rdb/spl_minimal.c
> delete mode 100644 board/freescale/bsc9131rdb/tlb.c  delete mode 100644
>configs/BSC9131RDB_NAND_SYSCLK100_defconfig
> delete mode 100644 configs/BSC9131RDB_NAND_defconfig  delete mode
>100644 configs/BSC9131RDB_SPIFLASH_SYSCLK100_defconfig
> delete mode 100644 configs/BSC9131RDB_SPIFLASH_defconfig
> delete mode 100644 include/configs/BSC9131RDB.h
>

Reviewed-by: Priyanka Jain 


Re: [PATCH v2] misc: i2c_eeprom: implement different probe test eeprom offset

2020-05-27 Thread Heiko Schocher

Hello Eugen,

Am 07.05.2020 um 17:08 schrieb eugen.hris...@microchip.com:

On 07.05.2020 18:02, Baruch Siach wrote:

Hi Heiko,

On Thu, May 07 2020, Heiko Schocher wrote:

Am 07.05.2020 um 10:53 schrieb Eugen Hristev:

Because of this commit :
5ae84860b0 ("misc: i2c_eeprom: verify that the chip is functional at probe()")
at probe time, each eeprom is tested for read at offset 0.

The Atmel AT24MAC402 eeprom has different mapping. One i2c slave address is
used for the lower 0x80 bytes and another i2c slave address is used for the
upper 0x80 bytes. Because of this basically the i2c master sees 2 different
slaves. We need the upper bytes because we read the unique MAC address from
this EEPROM area.

However this implies that our slave address will return error on reads
from address 0x0 to 0x80.

To solve this, implemented an offset field inside platform data that is by
default 0 (as it is used now), but can be changed in the compatible table.

The probe function will now read at this offset and use it, instead of blindly
checking offset 0.

This will fix the regression noticed on these EEPROMs since the commit
abovementioned that introduces the probe failed issue.

Signed-off-by: Eugen Hristev 
---

Please disregard patch
[PATCH] misc: i2c_eeprom: implement different probe test eeprom offset

as that patch was mistakenly done on an older u-boot version.
This v2 patch applies correctly on u-boot/master

Changes in v2:
- adapt to latest changes in driver. v1 was done on u-boot 2020.01 accidentaly.

drivers/misc/i2c_eeprom.c | 8 +++-
1 file changed, 7 insertions(+), 1 deletion(-)


Thanks for rebasing!

I prefer to fix the issue instead reverting commit:

5ae84860b0 ("misc: i2c_eeprom: verify that the chip is functional at probe()")

Reviewed-by: Heiko Schocher 

@Baruch, is this Ok for you?


According to the Linux driver there are more devices that need read
offset. 24cs32 and 24cs64 are affected. This patch does not fix the
regression for those devices.

Eugen, would it be possible for you to extend the fix to 24cs32/64 and
test on real hardware?


Hi Baruch,

This patch fixes my issue at hand and the eeprom which I have at my
disposal. I will look to see if I have those, but, most likely not.
I can extend the fix, but I cannot test, so, I rather not go blind with it.


Any news here?

Thanks!

bye,
HEiko


Eugen


baruch


diff --git a/drivers/misc/i2c_eeprom.c b/drivers/misc/i2c_eeprom.c
index ef5f103c98..32a1b20856 100644
--- a/drivers/misc/i2c_eeprom.c
+++ b/drivers/misc/i2c_eeprom.c
@@ -17,6 +17,7 @@ struct i2c_eeprom_drv_data {
   u32 pagesize; /* page size in bytes */
   u32 addr_offset_mask; /* bits in addr used for offset overflow */
   u32 offset_len; /* size in bytes of offset */
+u32 start_offset; /* valid start offset inside memory, by default 0 */
};
  int i2c_eeprom_read(struct udevice *dev, int offset, uint8_t *buf, int
size)
@@ -147,7 +148,11 @@ static int i2c_eeprom_std_probe(struct udevice *dev)
   i2c_set_chip_addr_offset_mask(dev, data->addr_offset_mask);
   /* Verify that the chip is functional */
-ret = i2c_eeprom_read(dev, 0, _byte, 1);
+/*
+ * Not all eeproms start from offset 0. Valid offset is available
+ * in the platform data struct.
+ */
+ret = i2c_eeprom_read(dev, data->start_offset, _byte, 1);
   if (ret)
   return -ENODEV;
@@ -215,6 +220,7 @@ static const struct i2c_eeprom_drv_data
atmel24mac402_data = {
   .pagesize = 16,
   .addr_offset_mask = 0,
   .offset_len = 1,
+.start_offset = 0x80,
};
  static const struct i2c_eeprom_drv_data atmel24c32_data = {




--
   ~. .~   Tk Open Systems
=}ooO--U--Ooo{=
 - bar...@tkos.co.il - tel: +972.52.368.4656, http://www.tkos.co.il -





--
DENX Software Engineering GmbH,  Managing Director: Wolfgang Denk
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: +49-8142-66989-52   Fax: +49-8142-66989-80   Email: h...@denx.de


Re: [PATCH v2 00/23] spi: dm-conversion (part1)

2020-05-27 Thread Simon Glass
Hi Jagan

On Wed, 27 May 2020 at 09:55, Jagan Teki  wrote:
>
> Hi Simon,
>
> On Wed, May 27, 2020 at 6:57 PM Simon Glass  wrote:
> >
> > Hi Jagan,
> >
> > On Wed, 27 May 2020 at 06:56, Jagan Teki  wrote:
> > >
> > > This series dropped nondm code from omap3, enabled
> > > a few boards with DM_SPI, DM_SPI_FLASH and finally
> > > dropped boards which didn't have DM, OF_CONTROL.
> > >
> > > Chages for v2:
> > > - included updates on missing boards which used omap3 spi
> > > - added board maintainers
> > >
> > > Travis-CI:
> > > https://travis-ci.org/github/openedev/u-boot-amarula/builds/691717408
> > >
> > > Any inputs?
> >
> > Good to see this.
> >
> > Just to mention that there is a tools/rmboard.py script which tries to
> > create commits to remove boards automatically, in case you didn't see
> > it.
>
> I have seen it after doing all this. Will use it for rest, but it is
> editing the commit message as DM_MMC, I hope I can rephase it as
> DM_SPI?
>

You can certainly change the commit messages.

Regards,
Simon


Re: [PATCH v12 01/18] misc: add driver for the SiFive otp controller

2020-05-27 Thread Simon Glass
Hi Pragnesh,

On Mon, 25 May 2020 at 23:10, Pragnesh Patel  wrote:
>
> Hi Simon,
>
> >-Original Message-
> >From: Simon Glass 
> >Sent: 26 May 2020 03:15
> >To: Pragnesh Patel 
> >Cc: U-Boot Mailing List ; Atish Patra
> >; Palmer Dabbelt ; Bin
> >Meng ; Paul Walmsley ;
> >Jagan Teki ; Anup Patel
> >; Sagar Kadam ; rick
> >; Tero Kristo ; Heiko Stuebner
> >; Finley Xiao  >chips.com>; Adam Ford ; Peng Fan
> >; Eugen Hristev 
> >Subject: Re: [PATCH v12 01/18] misc: add driver for the SiFive otp controller
> >
> >[External Email] Do not click links or attachments unless you recognize the
> >sender and know the content is safe
> >
> >Hi Pragnesh,
> >
> >On Mon, 25 May 2020 at 01:34, Pragnesh Patel 
> >wrote:
> >>
> >> Added a misc driver to handle OTP memory in SiFive SoCs.
> >>
> >> Signed-off-by: Pragnesh Patel 
> >> Reviewed-by: Bin Meng 
> >> Tested-by: Bin Meng 
> >> Reviewed-by: Jagan Teki 
> >> Tested-by: Jagan Teki 
> >> ---
> >>  drivers/misc/Kconfig  |   7 +
> >>  drivers/misc/Makefile |   1 +
> >>  drivers/misc/sifive-otp.c | 275
> >++
> >>  3 files changed, 283 insertions(+)
> >>  create mode 100644 drivers/misc/sifive-otp.c
> >
> >Did you miss the change log here?
>
> For this series I am just updating the cover letter for change log.
>
> My apology for not updating the change log in every patch but I will 
> definitely
> take care this in future.
>
> For your reference,
>
> Changes in v12 for this patch:
>
> - Added necessary include files which are not part of common header now
>
> drivers/misc/sifive-otp.c
> +#include 
> +#include 

OK...you can save yourself some work by using patman to send your
patches. It handles putting the change-log from each commit into the
cover letter.
Regards,
SImon


[PATCH] I2C: ls1043a, ls1046a: enable SYS_I2C_MXC

2020-05-27 Thread Biwen Li
From: Biwen Li 

This enables SYS_I2C_MXC to fix a bug that
failed to boot from sd card with
image u-boot-with-spl-pbl.bin

Signed-off-by: Biwen Li 
---
 arch/arm/cpu/armv8/fsl-layerscape/Kconfig | 4 ++--
 include/configs/ls1043a_common.h  | 1 -
 include/configs/ls1046a_common.h  | 1 -
 3 files changed, 2 insertions(+), 4 deletions(-)

diff --git a/arch/arm/cpu/armv8/fsl-layerscape/Kconfig 
b/arch/arm/cpu/armv8/fsl-layerscape/Kconfig
index b25639183f..ac53d64e31 100644
--- a/arch/arm/cpu/armv8/fsl-layerscape/Kconfig
+++ b/arch/arm/cpu/armv8/fsl-layerscape/Kconfig
@@ -74,7 +74,7 @@ config ARCH_LS1043A
select SYS_FSL_HAS_DDR4
select ARCH_EARLY_INIT_R
select BOARD_EARLY_INIT_F
-   select SYS_I2C_MXC if !DM_I2C
+   select SYS_I2C_MXC
select SYS_I2C_MXC_I2C1 if !DM_I2C
select SYS_I2C_MXC_I2C2 if !DM_I2C
select SYS_I2C_MXC_I2C3 if !DM_I2C
@@ -107,7 +107,7 @@ config ARCH_LS1046A
select SYS_FSL_SRDS_2
select ARCH_EARLY_INIT_R
select BOARD_EARLY_INIT_F
-   select SYS_I2C_MXC if !DM_I2C
+   select SYS_I2C_MXC
select SYS_I2C_MXC_I2C1 if !DM_I2C
select SYS_I2C_MXC_I2C2 if !DM_I2C
select SYS_I2C_MXC_I2C3 if !DM_I2C
diff --git a/include/configs/ls1043a_common.h b/include/configs/ls1043a_common.h
index 985f40412c..2155bb45b2 100644
--- a/include/configs/ls1043a_common.h
+++ b/include/configs/ls1043a_common.h
@@ -144,7 +144,6 @@
 /* I2C */
 #ifndef CONFIG_DM_I2C
 #define CONFIG_SYS_I2C
-#define CONFIG_SYS_I2C_MXC
 #define CONFIG_SYS_I2C_MXC_I2C1/* enable I2C bus 1 */
 #define CONFIG_SYS_I2C_MXC_I2C2/* enable I2C bus 2 */
 #define CONFIG_SYS_I2C_MXC_I2C3/* enable I2C bus 3 */
diff --git a/include/configs/ls1046a_common.h b/include/configs/ls1046a_common.h
index e80c2996ef..1748422885 100644
--- a/include/configs/ls1046a_common.h
+++ b/include/configs/ls1046a_common.h
@@ -129,7 +129,6 @@
 /* I2C */
 #ifndef CONFIG_DM_I2C
 #define CONFIG_SYS_I2C
-#define CONFIG_SYS_I2C_MXC
 #define CONFIG_SYS_I2C_MXC_I2C1/* enable I2C bus 1 */
 #define CONFIG_SYS_I2C_MXC_I2C2/* enable I2C bus 2 */
 #define CONFIG_SYS_I2C_MXC_I2C3/* enable I2C bus 3 */
-- 
2.17.1



SDwire boards?

2020-05-27 Thread Simon Glass
Hi,

I am doing a little run of these  for my lab
to allow automating updating a uSD card over USB while still plugged into a
board. Does anyone want some? About $25 each.

Regards,
Simon


Re: [PATCH v4 2/9] usb: xhci: Use only 32-bit accesses in xhci_writeq/xhci_readq

2020-05-27 Thread Bin Meng
Hi Matthias,

On Wed, May 27, 2020 at 8:20 PM Matthias Brugger  wrote:
>
>
>
> On 26/05/2020 10:07, Bin Meng wrote:
> > Hi Simon,
> >
> > On Tue, May 26, 2020 at 5:41 AM Simon Glass  wrote:
> >>
> >> Hi Sylwester,
> >>
> >> On Mon, 25 May 2020 at 11:42, Sylwester Nawrocki  
> >> wrote:
> >>>
> >>> Hi Simon,
> >>>
> >>> On 25.05.2020 19:04, Simon Glass wrote:
>  On Mon, 25 May 2020 at 10:57, Sylwester Nawrocki 
>   wrote:
> > On 25.05.2020 16:57, Simon Glass wrote:
> >> On Mon, 25 May 2020 at 05:40, Sylwester Nawrocki 
> >>  wrote:
> >>>
> >>> There might be hardware configurations where 64-bit data accesses
> >>> to XHCI registers are not supported properly.  This patch removes
> >>> the readq/writeq so always two 32-bit accesses are used to read/write
> >>> 64-bit XHCI registers, similarly as it is done in Linux kernel.
> >>>
> >>> This patch fixes operation of the XHCI controller on RPI4 Broadcom
> >>> BCM2711 SoC based board, where the VL805 USB XHCI controller is
> >>> connected to the PCIe Root Complex, which is attached to the system
> >>> through the SCB bridge.
> >>>
> >>> Even though the architecture is 64-bit the PCIe BAR is 32-bit and 
> >>> likely
> >>> the 64-bit wide register accesses initiated by the CPU are not 
> >>> properly
> >>> translated to a sequence of 32-bit PCIe accesses.
> >>> xhci_readq(), for example, always returns same value in upper and 
> >>> lower
> >>> 32-bits, e.g. 0xabcd1234abcd1234 instead of 0xabcd1234.
> >
> >> Then I think this should be done with a quirk flag, enabled for this
> >> particular device via the compatible string. It should not be an #if,
> >> but an if().
> >
> > Thanks for your comments. I will check and see how this could be done.
> > It might not be so straightforward since the XHCI controller is a PCI
> > device matched by the pci_device_id so we would need to be looking
> > at the compatible string of the PCI controller to set the quirk in
> > the xhci layer. It's the PCI bridge that introduces the limitation,
> > not the VL805 XHCI controller chip.
> 
>  OK then it should be modelled as such.
> 
>  How is this done in Linux?
> >>>
> >>> In Linux simply always two 32-bit accesses are used for 64-bit registers
> >>> read/write.
> >
> > This was discussed during review of the previous version of this
> > patch, and I think aligning to what Linux does is fine. Previously we
> > discussed adding an Kconfig option to control this, but I feel that's
> > not good. Having a quirk flag to detect this is a dynamic approach,
> > compared to the static Kconfig option, but overall I don't see a need
> > not to align with Linux xHCI driver.
> >
>
> My understanding is, that we will keep the approach of 32-bit accesses. My 
> plan
> was to take the whole series through my treen.
>
> Bin is that fine with you?

No problem. Thanks!

Regards,
Bin


Re: [PATCH 00/24] spi: dm-conversion (part2)

2020-05-27 Thread Bin Meng
Hi Jagan,

On Thu, May 28, 2020 at 12:47 AM Jagan Teki  wrote:
>
> I believe some boards can directly enable DM_SPI if it has
> OF_CONTROL enabled already, so now it's the last call for
> board maintainers to take care of this.
>
> Now all boards which are using fsl_espi are removed due to
> no action on dm conversion from years.
>
> These will merge as soon as possible, based on the response.
>
> Travis-CI:
> https://travis-ci.org/github/openedev/u-boot-amarula/builds/691819005
>
> Any inputs?
> Jagan.
>
> Jagan Teki (24):
>   arm: Remove configs/B4420QDS_NAND_defconfig board
>   arm: Remove configs/BSC9131RDB_NAND_SYSCLK100_defconfig board
>   arm: Remove configs/BSC9132QDS_NAND_DDRCLK100_SECURE_defconfig board
>   arm: Remove configs/C29XPCIE_NAND_defconfig board
>   arm: Remove configs/Cyrus_P5020_defconfig board
>   arm: Remove configs/MPC8536DS_36BIT_defconfig board
>   arm: Remove configs/P1010RDB-PA_36BIT_NAND_SECBOOT_defconfig board
>   arm: Remove configs/P1020MBG-PC_36BIT_SDCARD_defconfig board
>   arm: Remove configs/P1022DS_36BIT_NAND_defconfig board
>   arm: Remove configs/P2041RDB_NAND_defconfig board
>   arm: Remove configs/P3041DS_NAND_SECURE_BOOT_defconfig board
>   arm: Remove configs/T1023RDB_NAND_defconfig board
>   arm: Remove configs/T1024QDS_DDR4_SECURE_BOOT_defconfig board
>   arm: Remove configs/T1040D4RDB_NAND_defconfig board
>   arm: Remove configs/T1040QDS_DDR4_defconfig board
>   arm: Remove configs/T2080QDS_NAND_defconfig board
>   arm: Remove configs/T2080RDB_NAND_defconfig board
>   arm: Remove configs/T4160QDS_NAND_defconfig board
>   arm: Remove configs/T4160RDB_defconfig board
>   arm: Remove configs/TWR-P1025_defconfig board
>   arm: Remove configs/controlcenterd_36BIT_SDCARD_DEVELOP_defconfig
> board
>   arm: Remove configs/kmcoge4_defconfig board
>   spi: Zap fsl_espi
>   mtd: spi: Drop fsl_espi_spl

All these boards are powerpc, not arm. So the tag of these patches
should be fixed to use powerpc.

Regards,
Bin


Re: [PATCH v1] x86: acpi: Drop _HID() where enumerated by _ADR()

2020-05-27 Thread Bin Meng
Hi Andy,

On Wed, May 27, 2020 at 10:16 PM Andy Shevchenko
 wrote:
>
> On Tue, May 26, 2020 at 09:19:49PM +0300, Andy Shevchenko wrote:
> > ACPICA complains that either _HID() or _ADR() should be used.
> > For General Purpose DMA we may not drop the _ADR() because
> > the device is enumerated by PCI. Thus, simple drop _HID().
>
> Bin, since now all issues you found, being addressed, care to apply before
> v2020.07 release?
>

Yes, this is planned in the next PR.

Regards,
Bin


Re: [PATCH 5/9] spi: davinci: Drop non-dm code

2020-05-27 Thread Adam Ford
On Tue, May 26, 2020 at 3:04 AM Jagan Teki  wrote:
>
> Now all boards which are using davinci SPI driver
> have moved to SPL_DM so drop the unneeded non-dm code.

Thanks for doing that.

>
> Cc: Adam Ford 

Tested-by: Adam Ford  #da850-evm

> Signed-off-by: Jagan Teki 
> ---
>  drivers/spi/Kconfig  |  12 +-
>  drivers/spi/davinci_spi.c| 157 ---
>  include/configs/ti_armv7_keystone2.h |   9 --
>  3 files changed, 6 insertions(+), 172 deletions(-)
>
> diff --git a/drivers/spi/Kconfig b/drivers/spi/Kconfig
> index 59415209ee..1a1f195232 100644
> --- a/drivers/spi/Kconfig
> +++ b/drivers/spi/Kconfig
> @@ -119,6 +119,12 @@ config CF_SPI
>Enable the ColdFire SPI driver. This driver can be used on
>some m68k SoCs.
>
> +config DAVINCI_SPI
> +   bool "Davinci & Keystone SPI driver"
> +   depends on ARCH_DAVINCI || ARCH_KEYSTONE
> +   help
> + Enable the Davinci SPI driver
> +
>  config DESIGNWARE_SPI
> bool "Designware SPI driver"
> help
> @@ -400,12 +406,6 @@ config FSL_ESPI
>   access the SPI interface and SPI NOR flash on platforms embedding
>   this Freescale eSPI IP core.
>
> -config DAVINCI_SPI
> -   bool "Davinci & Keystone SPI driver"
> -   depends on ARCH_DAVINCI || ARCH_KEYSTONE
> -   help
> - Enable the Davinci SPI driver
> -
>  config SH_QSPI
> bool "Renesas Quad SPI driver"
> help
> diff --git a/drivers/spi/davinci_spi.c b/drivers/spi/davinci_spi.c
> index 97ac97b1a5..e1e9b45cc9 100644
> --- a/drivers/spi/davinci_spi.c
> +++ b/drivers/spi/davinci_spi.c
> @@ -55,41 +55,6 @@
>  /* SPIDEF */
>  #define SPIDEF_CSDEF0_MASK BIT(0)
>
> -#ifndef CONFIG_DM_SPI
> -#define SPI0_BUS   0
> -#define SPI0_BASE  CONFIG_SYS_SPI_BASE
> -/*
> - * Define default SPI0_NUM_CS as 1 for existing platforms that uses this
> - * driver. Platform can configure number of CS using CONFIG_SYS_SPI0_NUM_CS
> - * if more than one CS is supported and by defining CONFIG_SYS_SPI0.
> - */
> -#ifndef CONFIG_SYS_SPI0
> -#define SPI0_NUM_CS1
> -#else
> -#define SPI0_NUM_CSCONFIG_SYS_SPI0_NUM_CS
> -#endif
> -
> -/*
> - * define CONFIG_SYS_SPI1 when platform has spi-1 device (bus #1) and
> - * CONFIG_SYS_SPI1_NUM_CS defines number of CS on this bus
> - */
> -#ifdef CONFIG_SYS_SPI1
> -#define SPI1_BUS   1
> -#define SPI1_NUM_CSCONFIG_SYS_SPI1_NUM_CS
> -#define SPI1_BASE  CONFIG_SYS_SPI1_BASE
> -#endif
> -
> -/*
> - * define CONFIG_SYS_SPI2 when platform has spi-2 device (bus #2) and
> - * CONFIG_SYS_SPI2_NUM_CS defines number of CS on this bus
> - */
> -#ifdef CONFIG_SYS_SPI2
> -#define SPI2_BUS   2
> -#define SPI2_NUM_CSCONFIG_SYS_SPI2_NUM_CS
> -#define SPI2_BASE  CONFIG_SYS_SPI2_BASE
> -#endif
> -#endif
> -
>  DECLARE_GLOBAL_DATA_PTR;
>
>  /* davinci spi register set */
> @@ -122,9 +87,6 @@ struct davinci_spi_regs {
>
>  /* davinci spi slave */
>  struct davinci_spi_slave {
> -#ifndef CONFIG_DM_SPI
> -   struct spi_slave slave;
> -#endif
> struct davinci_spi_regs *regs;
> unsigned int freq; /* current SPI bus frequency */
> unsigned int mode; /* current SPI mode used */
> @@ -346,124 +308,6 @@ out:
> return 0;
>  }
>
> -#ifndef CONFIG_DM_SPI
> -
> -static inline struct davinci_spi_slave *to_davinci_spi(struct spi_slave 
> *slave)
> -{
> -   return container_of(slave, struct davinci_spi_slave, slave);
> -}
> -
> -int spi_cs_is_valid(unsigned int bus, unsigned int cs)
> -{
> -   int ret = 0;
> -
> -   switch (bus) {
> -   case SPI0_BUS:
> -   if (cs < SPI0_NUM_CS)
> -   ret = 1;
> -   break;
> -#ifdef CONFIG_SYS_SPI1
> -   case SPI1_BUS:
> -   if (cs < SPI1_NUM_CS)
> -   ret = 1;
> -   break;
> -#endif
> -#ifdef CONFIG_SYS_SPI2
> -   case SPI2_BUS:
> -   if (cs < SPI2_NUM_CS)
> -   ret = 1;
> -   break;
> -#endif
> -   default:
> -   /* Invalid bus number. Do nothing */
> -   break;
> -   }
> -   return ret;
> -}
> -
> -void spi_cs_activate(struct spi_slave *slave)
> -{
> -   /* do nothing */
> -}
> -
> -void spi_cs_deactivate(struct spi_slave *slave)
> -{
> -   /* do nothing */
> -}
> -
> -struct spi_slave *spi_setup_slave(unsigned int bus, unsigned int cs,
> -   unsigned int max_hz, unsigned int mode)
> -{
> -   struct davinci_spi_slave*ds;
> -
> -   if (!spi_cs_is_valid(bus, cs))
> -   return NULL;
> -
> -   ds = spi_alloc_slave(struct davinci_spi_slave, bus, cs);
> -   if (!ds)
> -   return NULL;
> -
> -   switch (bus) {
> -   case SPI0_BUS:
> -   ds->regs = (struct davinci_spi_regs *)SPI0_BASE;
> -   break;
> -#ifdef 

Re: eSPI was: [PATCH] Revert "mpc85xx: ddr: Always start DDR RAM in Self Refresh mode"

2020-05-27 Thread Jagan Teki
On Thu, 28 May, 2020, 00:41 Joakim Tjernlund, 
wrote:

> On Sun, 2020-04-12 at 04:22 +, Priyanka Jain wrote:
> > CAUTION: This email originated from outside of the organization. Do not
> click links or open attachments unless you recognize the sender and know
> the content is safe.
> >
> >
> > > -Original Message-
> > > From: Joakim Tjernlund 
> > > Sent: Friday, April 10, 2020 5:21 PM
> > > To: Priyanka Jain ; Biwen Li (OSS)
> > > 
> > > Cc: u-boot@lists.denx.de; Biwen Li ; Jiafei Pan
> > > 
> > > Subject: Re: [PATCH] Revert "mpc85xx: ddr: Always start DDR RAM in Self
> > > Refresh mode"
> > >
> > > On Fri, 2020-04-10 at 11:40 +, Priyanka Jain wrote:
> > > > > -Original Message-
> > > > > From: Joakim Tjernlund 
> > > > > Sent: Thursday, April 9, 2020 6:24 PM
> > > > > To: Priyanka Jain ; Biwen Li (OSS)
> > > > > 
> > > > > Cc: u-boot@lists.denx.de; Biwen Li ; Jiafei Pan
> > > > > 
> > > > > Subject: Re: [PATCH] Revert "mpc85xx: ddr: Always start DDR RAM in
> > > > > Self Refresh mode"
> > > > >
> > > > > On Thu, 2020-04-09 at 20:44 +0800, Biwen Li wrote:
> > > > >
> > > > > This revert will bring back another bug, can you try finding out
> why
> > > > > it does work?
> > > > > May there are some minor tweaks needed ?
> > > > >
> > > > >   Jocke
> > > > The patch has impacted boot to prompt on many powerpc boards.
> > > > I agree with you that we also need to have solution to the original
> problem
> > > reported by you.
> > > > We are working on fixing of DDR errata workaround implementation
> issue
> > > that you reported.
> > >
> > > Is anyone working on the eSPI driver as well? I recall someone at NXP
> > > volunteered but cannot recall who.
> > >
> > Yes, "Xiaowei Bao" is working on that.
> > The older version is in-review on maillist. He is working on rebasing to
> top of tree
> > Priyanka
>
> Now upstream is removing the fsl_espi driver, what is the status?
>

Fyi: It's not only a driver but also an associated board too.

Jagan.


eSPI was: [PATCH] Revert "mpc85xx: ddr: Always start DDR RAM in Self Refresh mode"

2020-05-27 Thread Joakim Tjernlund
On Sun, 2020-04-12 at 04:22 +, Priyanka Jain wrote:
> CAUTION: This email originated from outside of the organization. Do not click 
> links or open attachments unless you recognize the sender and know the 
> content is safe.
> 
> 
> > -Original Message-
> > From: Joakim Tjernlund 
> > Sent: Friday, April 10, 2020 5:21 PM
> > To: Priyanka Jain ; Biwen Li (OSS)
> > 
> > Cc: u-boot@lists.denx.de; Biwen Li ; Jiafei Pan
> > 
> > Subject: Re: [PATCH] Revert "mpc85xx: ddr: Always start DDR RAM in Self
> > Refresh mode"
> > 
> > On Fri, 2020-04-10 at 11:40 +, Priyanka Jain wrote:
> > > > -Original Message-
> > > > From: Joakim Tjernlund 
> > > > Sent: Thursday, April 9, 2020 6:24 PM
> > > > To: Priyanka Jain ; Biwen Li (OSS)
> > > > 
> > > > Cc: u-boot@lists.denx.de; Biwen Li ; Jiafei Pan
> > > > 
> > > > Subject: Re: [PATCH] Revert "mpc85xx: ddr: Always start DDR RAM in
> > > > Self Refresh mode"
> > > > 
> > > > On Thu, 2020-04-09 at 20:44 +0800, Biwen Li wrote:
> > > > 
> > > > This revert will bring back another bug, can you try finding out why
> > > > it does work?
> > > > May there are some minor tweaks needed ?
> > > > 
> > > >   Jocke
> > > The patch has impacted boot to prompt on many powerpc boards.
> > > I agree with you that we also need to have solution to the original 
> > > problem
> > reported by you.
> > > We are working on fixing of DDR errata workaround implementation issue
> > that you reported.
> > 
> > Is anyone working on the eSPI driver as well? I recall someone at NXP
> > volunteered but cannot recall who.
> > 
> Yes, "Xiaowei Bao" is working on that.
> The older version is in-review on maillist. He is working on rebasing to top 
> of tree
> Priyanka

Now upstream is removing the fsl_espi driver, what is the status?

   Jocke



[PATCH 3/3] spi: atmel: Drop atmel_spi.h

2020-05-27 Thread Jagan Teki
atmel_spi.h has register offsets, and atmel_spi_slave
structure, move it into .c file for better readability
and drop atmel_spi.h

Cc: Wenyou Yang 
Signed-off-by: Jagan Teki 
---
 drivers/spi/atmel_spi.c | 88 +++--
 1 file changed, 85 insertions(+), 3 deletions(-)

diff --git a/drivers/spi/atmel_spi.c b/drivers/spi/atmel_spi.c
index b9f684d67e..b120664661 100644
--- a/drivers/spi/atmel_spi.c
+++ b/drivers/spi/atmel_spi.c
@@ -9,20 +9,102 @@
 #include 
 #include 
 #include 
-
 #include 
-
 #include 
 #include 
 #include 
 #if CONFIG_IS_ENABLED(DM_GPIO)
 #include 
 #endif
+#include 
 
-#include "atmel_spi.h"
+/*
+ * Register definitions for the Atmel AT32/AT91 SPI Controller
+ */
+/* Register offsets */
+#define ATMEL_SPI_CR   0x
+#define ATMEL_SPI_MR   0x0004
+#define ATMEL_SPI_RDR  0x0008
+#define ATMEL_SPI_TDR  0x000c
+#define ATMEL_SPI_SR   0x0010
+#define ATMEL_SPI_IER  0x0014
+#define ATMEL_SPI_IDR  0x0018
+#define ATMEL_SPI_IMR  0x001c
+#define ATMEL_SPI_CSR(x)   (0x0030 + 4 * (x))
+#define ATMEL_SPI_VERSION  0x00fc
+
+/* Bits in CR */
+#define ATMEL_SPI_CR_SPIEN BIT(0)
+#define ATMEL_SPI_CR_SPIDISBIT(1)
+#define ATMEL_SPI_CR_SWRST BIT(7)
+#define ATMEL_SPI_CR_LASTXFER  BIT(24)
+
+/* Bits in MR */
+#define ATMEL_SPI_MR_MSTR  BIT(0)
+#define ATMEL_SPI_MR_PSBIT(1)
+#define ATMEL_SPI_MR_PCSDECBIT(2)
+#define ATMEL_SPI_MR_FDIV  BIT(3)
+#define ATMEL_SPI_MR_MODFDIS   BIT(4)
+#define ATMEL_SPI_MR_WDRBT BIT(5)
+#define ATMEL_SPI_MR_LLB   BIT(7)
+#define ATMEL_SPI_MR_PCS(x)(((x) & 15) << 16)
+#define ATMEL_SPI_MR_DLYBCS(x) ((x) << 24)
+
+/* Bits in RDR */
+#define ATMEL_SPI_RDR_RD(x)(x)
+#define ATMEL_SPI_RDR_PCS(x)   ((x) << 16)
+
+/* Bits in TDR */
+#define ATMEL_SPI_TDR_TD(x)(x)
+#define ATMEL_SPI_TDR_PCS(x)   ((x) << 16)
+#define ATMEL_SPI_TDR_LASTXFER BIT(24)
+
+/* Bits in SR/IER/IDR/IMR */
+#define ATMEL_SPI_SR_RDRF  BIT(0)
+#define ATMEL_SPI_SR_TDRE  BIT(1)
+#define ATMEL_SPI_SR_MODF  BIT(2)
+#define ATMEL_SPI_SR_OVRES BIT(3)
+#define ATMEL_SPI_SR_ENDRX BIT(4)
+#define ATMEL_SPI_SR_ENDTX BIT(5)
+#define ATMEL_SPI_SR_RXBUFFBIT(6)
+#define ATMEL_SPI_SR_TXBUFEBIT(7)
+#define ATMEL_SPI_SR_NSSR  BIT(8)
+#define ATMEL_SPI_SR_TXEMPTY   BIT(9)
+#define ATMEL_SPI_SR_SPIENSBIT(16)
+
+/* Bits in CSRx */
+#define ATMEL_SPI_CSRx_CPOLBIT(0)
+#define ATMEL_SPI_CSRx_NCPHA   BIT(1)
+#define ATMEL_SPI_CSRx_CSAAT   BIT(3)
+#define ATMEL_SPI_CSRx_BITS(x) ((x) << 4)
+#define ATMEL_SPI_CSRx_SCBR(x) ((x) << 8)
+#define ATMEL_SPI_CSRx_SCBR_MAXGENMASK(7, 0)
+#define ATMEL_SPI_CSRx_DLYBS(x)((x) << 16)
+#define ATMEL_SPI_CSRx_DLYBCT(x)   ((x) << 24)
+
+/* Bits in VERSION */
+#define ATMEL_SPI_VERSION_REV(x)   ((x) & 0xfff)
+#define ATMEL_SPI_VERSION_MFN(x)   ((x) << 16)
+
+/* Constants for CSRx:BITS */
+#define ATMEL_SPI_BITS_8   0
+#define ATMEL_SPI_BITS_9   1
+#define ATMEL_SPI_BITS_10  2
+#define ATMEL_SPI_BITS_11  3
+#define ATMEL_SPI_BITS_12  4
+#define ATMEL_SPI_BITS_13  5
+#define ATMEL_SPI_BITS_14  6
+#define ATMEL_SPI_BITS_15  7
+#define ATMEL_SPI_BITS_16  8
 
 #define MAX_CS_COUNT   4
 
+/* Register access macros */
+#define spi_readl(as, reg) \
+   readl(as->regs + ATMEL_SPI_##reg)
+#define spi_writel(as, reg, value) \
+   writel(value, as->regs + ATMEL_SPI_##reg)
+
 struct atmel_spi_platdata {
struct at91_spi *regs;
 };
-- 
2.25.1



[PATCH 1/3] spi: atmel: Drop CONFIG_SYS_SPI_WRITE_TOUT

2020-05-27 Thread Jagan Teki
Drop CONFIG_SYS_SPI_WRITE_TOUT there is no code usage.

Cc: Wenyou Yang 
Signed-off-by: Jagan Teki 
---
 drivers/spi/atmel_spi.h  | 4 
 scripts/config_whitelist.txt | 1 -
 2 files changed, 5 deletions(-)

diff --git a/drivers/spi/atmel_spi.h b/drivers/spi/atmel_spi.h
index 6167bd164b..b602887c29 100644
--- a/drivers/spi/atmel_spi.h
+++ b/drivers/spi/atmel_spi.h
@@ -95,7 +95,3 @@ static inline struct atmel_spi_slave *to_atmel_spi(struct 
spi_slave *slave)
readl(as->regs + ATMEL_SPI_##reg)
 #define spi_writel(as, reg, value) \
writel(value, as->regs + ATMEL_SPI_##reg)
-
-#if !defined(CONFIG_SYS_SPI_WRITE_TOUT)
-#define CONFIG_SYS_SPI_WRITE_TOUT  (5 * CONFIG_SYS_HZ)
-#endif
diff --git a/scripts/config_whitelist.txt b/scripts/config_whitelist.txt
index 92e202e5aa..761da1aef6 100644
--- a/scripts/config_whitelist.txt
+++ b/scripts/config_whitelist.txt
@@ -3816,7 +3816,6 @@ CONFIG_SYS_SPI_MXC_WAIT
 CONFIG_SYS_SPI_RTC_DEVID
 CONFIG_SYS_SPI_ST_ENABLE_WP_PIN
 CONFIG_SYS_SPI_U_BOOT_SIZE
-CONFIG_SYS_SPI_WRITE_TOUT
 CONFIG_SYS_SPL_ARGS_ADDR
 CONFIG_SYS_SPL_LEN
 CONFIG_SYS_SPL_MALLOC_SIZE
-- 
2.25.1



[PATCH 2/3] spi: atmel: Remove nondm code

2020-05-27 Thread Jagan Teki
atmel spi driver now accessible only when DM_SPI enabled.

So, remove nondm code.

Cc: Wenyou Yang 
Signed-off-by: Jagan Teki 
---
 drivers/spi/atmel_spi.c | 198 
 drivers/spi/atmel_spi.h |  11 ---
 2 files changed, 209 deletions(-)

diff --git a/drivers/spi/atmel_spi.c b/drivers/spi/atmel_spi.c
index f076e92a93..b9f684d67e 100644
--- a/drivers/spi/atmel_spi.c
+++ b/drivers/spi/atmel_spi.c
@@ -14,210 +14,13 @@
 
 #include 
 #include 
-#ifdef CONFIG_DM_SPI
 #include 
-#endif
 #if CONFIG_IS_ENABLED(DM_GPIO)
 #include 
 #endif
 
 #include "atmel_spi.h"
 
-#ifndef CONFIG_DM_SPI
-
-static int spi_has_wdrbt(struct atmel_spi_slave *slave)
-{
-   unsigned int ver;
-
-   ver = spi_readl(slave, VERSION);
-
-   return (ATMEL_SPI_VERSION_REV(ver) >= 0x210);
-}
-
-struct spi_slave *spi_setup_slave(unsigned int bus, unsigned int cs,
-   unsigned int max_hz, unsigned int mode)
-{
-   struct atmel_spi_slave  *as;
-   unsigned intscbr;
-   u32 csrx;
-   void*regs;
-
-   if (!spi_cs_is_valid(bus, cs))
-   return NULL;
-
-   switch (bus) {
-   case 0:
-   regs = (void *)ATMEL_BASE_SPI0;
-   break;
-#ifdef ATMEL_BASE_SPI1
-   case 1:
-   regs = (void *)ATMEL_BASE_SPI1;
-   break;
-#endif
-#ifdef ATMEL_BASE_SPI2
-   case 2:
-   regs = (void *)ATMEL_BASE_SPI2;
-   break;
-#endif
-#ifdef ATMEL_BASE_SPI3
-   case 3:
-   regs = (void *)ATMEL_BASE_SPI3;
-   break;
-#endif
-   default:
-   return NULL;
-   }
-
-
-   scbr = (get_spi_clk_rate(bus) + max_hz - 1) / max_hz;
-   if (scbr > ATMEL_SPI_CSRx_SCBR_MAX)
-   /* Too low max SCK rate */
-   return NULL;
-   if (scbr < 1)
-   scbr = 1;
-
-   csrx = ATMEL_SPI_CSRx_SCBR(scbr);
-   csrx |= ATMEL_SPI_CSRx_BITS(ATMEL_SPI_BITS_8);
-   if (!(mode & SPI_CPHA))
-   csrx |= ATMEL_SPI_CSRx_NCPHA;
-   if (mode & SPI_CPOL)
-   csrx |= ATMEL_SPI_CSRx_CPOL;
-
-   as = spi_alloc_slave(struct atmel_spi_slave, bus, cs);
-   if (!as)
-   return NULL;
-
-   as->regs = regs;
-   as->mr = ATMEL_SPI_MR_MSTR | ATMEL_SPI_MR_MODFDIS
-   | ATMEL_SPI_MR_PCS(~(1 << cs) & 0xf);
-   if (spi_has_wdrbt(as))
-   as->mr |= ATMEL_SPI_MR_WDRBT;
-
-   spi_writel(as, CSR(cs), csrx);
-
-   return >slave;
-}
-
-void spi_free_slave(struct spi_slave *slave)
-{
-   struct atmel_spi_slave *as = to_atmel_spi(slave);
-
-   free(as);
-}
-
-int spi_claim_bus(struct spi_slave *slave)
-{
-   struct atmel_spi_slave *as = to_atmel_spi(slave);
-
-   /* Enable the SPI hardware */
-   spi_writel(as, CR, ATMEL_SPI_CR_SPIEN);
-
-   /*
-* Select the slave. This should set SCK to the correct
-* initial state, etc.
-*/
-   spi_writel(as, MR, as->mr);
-
-   return 0;
-}
-
-void spi_release_bus(struct spi_slave *slave)
-{
-   struct atmel_spi_slave *as = to_atmel_spi(slave);
-
-   /* Disable the SPI hardware */
-   spi_writel(as, CR, ATMEL_SPI_CR_SPIDIS);
-}
-
-int spi_xfer(struct spi_slave *slave, unsigned int bitlen,
-   const void *dout, void *din, unsigned long flags)
-{
-   struct atmel_spi_slave *as = to_atmel_spi(slave);
-   unsigned intlen_tx;
-   unsigned intlen_rx;
-   unsigned intlen;
-   u32 status;
-   const u8*txp = dout;
-   u8  *rxp = din;
-   u8  value;
-
-   if (bitlen == 0)
-   /* Finish any previously submitted transfers */
-   goto out;
-
-   /*
-* TODO: The controller can do non-multiple-of-8 bit
-* transfers, but this driver currently doesn't support it.
-*
-* It's also not clear how such transfers are supposed to be
-* represented as a stream of bytes...this is a limitation of
-* the current SPI interface.
-*/
-   if (bitlen % 8) {
-   /* Errors always terminate an ongoing transfer */
-   flags |= SPI_XFER_END;
-   goto out;
-   }
-
-   len = bitlen / 8;
-
-   /*
-* The controller can do automatic CS control, but it is
-* somewhat quirky, and it doesn't really buy us much anyway
-* in the context of U-Boot.
-*/
-   if (flags & SPI_XFER_BEGIN) {
-   spi_cs_activate(slave);
-   /*
-* sometimes the RDR is not empty when we get here,
-* in theory that should not happen, but it DOES happen.
-* Read it here to be on the safe side.
-* That also clears the OVRES flag. Required if the
-* following loop exits due to OVRES!
-*/
-   

Re: [PATCH 00/24] spi: dm-conversion (part2)

2020-05-27 Thread Jagan Teki
On Thu, May 28, 2020 at 12:08 AM Joakim Tjernlund
 wrote:
>
> On Wed, 2020-05-27 at 22:16 +0530, Jagan Teki wrote:
> > CAUTION: This email originated from outside of the organization. Do not 
> > click links or open attachments unless you recognize the sender and know 
> > the content is safe.
> >
> >
> > I believe some boards can directly enable DM_SPI if it has
> > OF_CONTROL enabled already, so now it's the last call for
> > board maintainers to take care of this.
> >
> > Now all boards which are using fsl_espi are removed due to
> > no action on dm conversion from years.
>
> hmm, last I heard fsl_espi was being rewritten by NXP, is that not so anymore?

Do you mean the FlexSPI controller is a replacement?

> We use fsl_espi on our custom boards, but we are behind a bit ATM

So, then fsl_espi is no more requirement to use it in Mainline or
nobody care about it isn't it?

Jagan.


Re: [PATCH 00/24] spi: dm-conversion (part2)

2020-05-27 Thread Joakim Tjernlund
On Wed, 2020-05-27 at 22:16 +0530, Jagan Teki wrote:
> CAUTION: This email originated from outside of the organization. Do not click 
> links or open attachments unless you recognize the sender and know the 
> content is safe.
> 
> 
> I believe some boards can directly enable DM_SPI if it has
> OF_CONTROL enabled already, so now it's the last call for
> board maintainers to take care of this.
> 
> Now all boards which are using fsl_espi are removed due to
> no action on dm conversion from years.

hmm, last I heard fsl_espi was beeing rewritten by NXP, is that not so anymore?
We use fsl_espi on our custom boards, but we are behind a bit ATM

 Jocke


Re: [PATCH 3/9] spi: Kconfig: Move MSCC_BB_SPI, FSL_QSPI into DM_SPI

2020-05-27 Thread Jagan Teki
On Tue, May 26, 2020 at 1:34 PM Jagan Teki  wrote:
>
> - MSCC_BB_SPI
> - FSL_QSPI
>
> Both are fully dm-driven, let's move them into DM_SPI
> side definition.
>
> Signed-off-by: Jagan Teki 
> ---

Applied to u-boot-spi/master


Re: [PATCH 2/9] spi: Kconfig: Drop redundant CF_SPI definition

2020-05-27 Thread Jagan Teki
On Tue, May 26, 2020 at 1:34 PM Jagan Teki  wrote:
>
> CF_SPI kconfig option defined twice with DM_SPI
> and non DM_SPI.
>
> Drop the non DM_SPI side kconfig definition.
>
> Signed-off-by: Jagan Teki 
> ---

Applied to u-boot-spi/master


Re: [PATCH 1/9] spi Drop spi_init()

2020-05-27 Thread Jagan Teki
On Tue, May 26, 2020 at 1:34 PM Jagan Teki  wrote:
>
> spi_init doesn't exist anywhere in the code.
>
> Drop it.
>
> Signed-off-by: Jagan Teki 
> ---

Applied to u-boot-spi/master


[PATCH 4/4] arm: use correct argument size of special registers

2020-05-27 Thread Heinrich Schuchardt
Compiling with clang on ARMv8 shows errors like:

./arch/arm/include/asm/system.h:162:32: note: use constraint modifier "w"
asm volatile("msr sctlr_el1, %0" : : "r" (val) : "cc");
 ^~
 %w0

These errors are due to using an incorrect size for the variables used
for writing to and reading from special registers which have 64 bits on
ARMv8.

Mask off reserved bits when reading the exception level.

Signed-off-by: Heinrich Schuchardt 
---
 arch/arm/include/asm/system.h | 10 ++
 1 file changed, 6 insertions(+), 4 deletions(-)

diff --git a/arch/arm/include/asm/system.h b/arch/arm/include/asm/system.h
index 1e3f574403..952057d8ca 100644
--- a/arch/arm/include/asm/system.h
+++ b/arch/arm/include/asm/system.h
@@ -133,14 +133,16 @@ enum dcache_option {

 static inline unsigned int current_el(void)
 {
-   unsigned int el;
+   unsigned long el;
+
asm volatile("mrs %0, CurrentEL" : "=r" (el) : : "cc");
-   return el >> 2;
+   return 3 & (el >> 2);
 }

 static inline unsigned int get_sctlr(void)
 {
-   unsigned int el, val;
+   unsigned int el;
+   unsigned long val;

el = current_el();
if (el == 1)
@@ -153,7 +155,7 @@ static inline unsigned int get_sctlr(void)
return val;
 }

-static inline void set_sctlr(unsigned int val)
+static inline void set_sctlr(unsigned long val)
 {
unsigned int el;

--
2.26.2



[PATCH 2/4] trace: clang compatible handling of gd register

2020-05-27 Thread Heinrich Schuchardt
On ARM systems gd is stored in register r9 or x18. When compiling with
clang gd is defined as a macro calling function gd_ptr(). So we can not
make assignments to gd.

Use function set_gd() for setting the register on ARM.

Signed-off-by: Heinrich Schuchardt 
---
 lib/trace.c | 8 
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/lib/trace.c b/lib/trace.c
index ea8c8e0d40..831283c283 100644
--- a/lib/trace.c
+++ b/lib/trace.c
@@ -57,12 +57,12 @@ static inline uintptr_t 
__attribute__((no_instrument_function))
return offset / FUNC_SITE_SIZE;
 }

-#ifdef CONFIG_EFI_LOADER
+#if defined(CONFIG_EFI_LOADER) && defined(CONFIG_ARM)

 /**
  * trace_gd - the value of the gd register
  */
-static volatile void *trace_gd;
+static volatile gd_t *trace_gd;

 /**
  * trace_save_gd() - save the value of the gd register
@@ -82,10 +82,10 @@ static void __attribute__((no_instrument_function)) 
trace_save_gd(void)
  */
 static void __attribute__((no_instrument_function)) trace_swap_gd(void)
 {
-   volatile void *temp_gd = trace_gd;
+   volatile gd_t *temp_gd = trace_gd;

trace_gd = gd;
-   gd = temp_gd;
+   set_gd(temp_gd);
 }

 #else
--
2.26.2



[PATCH 0/4] arm: fix clang build errors

2020-05-27 Thread Heinrich Schuchardt
With this patch series most ARM boards both 32bit and 64bit can be built
using Clang 9.

On ARM systems gd is stored in register r9 or x18. When compiling with
clang gd is defined as a macro calling function gd_ptr(). So we can not
make assignments to gd. Fixes for the UEFI sub-system and lib/trace.c
are provided.

Incorrect argument sizes when accessing special registers with inline
assembly are fixed.

Heinrich Schuchardt (4):
  efi_loader: allow compiling with clang
  trace: clang compatible handling of gd register
  arm: remove outdated comment concerning -ffixed-x18
  arm: use correct argument size of special registers

 arch/arm/include/asm/global_data.h | 13 +
 arch/arm/include/asm/system.h  | 10 ++
 lib/efi_loader/efi_boottime.c  | 10 +-
 lib/trace.c|  8 
 4 files changed, 24 insertions(+), 17 deletions(-)

--
2.26.2



[PATCH 1/4] efi_loader: allow compiling with clang

2020-05-27 Thread Heinrich Schuchardt
On ARM systems gd is stored in register r9 or x18. When compiling with
clang gd is defined as a macro calling function gd_ptr(). So we can not
make assignments to gd.

In the UEFI sub-system we need to save gd when leaving to UEFI binaries and
have to restore gd when reentering U-Boot.

Define a new function set_gd() for setting gd and use it in the UEFI
sub-system.

Signed-off-by: Heinrich Schuchardt 
Tested-by: Tom Rini 
---
Resent.
---
 arch/arm/include/asm/global_data.h |  9 +
 lib/efi_loader/efi_boottime.c  | 10 +-
 2 files changed, 14 insertions(+), 5 deletions(-)

diff --git a/arch/arm/include/asm/global_data.h 
b/arch/arm/include/asm/global_data.h
index f23b6bfb75..7c0905d240 100644
--- a/arch/arm/include/asm/global_data.h
+++ b/arch/arm/include/asm/global_data.h
@@ -117,4 +117,13 @@ static inline gd_t *get_gd(void)
 #endif
 #endif

+static inline void set_gd(volatile gd_t *gd_ptr)
+{
+#ifdef CONFIG_ARM64
+   __asm__ volatile("ldr x18, %0\n" : : "m"(gd_ptr));
+#else
+   __asm__ volatile("ldr r9, %0\n" : : "m"(gd_ptr));
+#endif
+}
+
 #endif /* __ASM_GBL_DATA_H */
diff --git a/lib/efi_loader/efi_boottime.c b/lib/efi_loader/efi_boottime.c
index db34938196..1591ad8300 100644
--- a/lib/efi_loader/efi_boottime.c
+++ b/lib/efi_loader/efi_boottime.c
@@ -49,7 +49,7 @@ static efi_handle_t current_image;
  * restriction so we need to manually swap its and our view of that register on
  * EFI callback entry/exit.
  */
-static volatile void *efi_gd, *app_gd;
+static volatile gd_t *efi_gd, *app_gd;
 #endif

 /* 1 if inside U-Boot code, 0 if inside EFI payload code */
@@ -89,7 +89,7 @@ int __efi_entry_check(void)
 #ifdef CONFIG_ARM
assert(efi_gd);
app_gd = gd;
-   gd = efi_gd;
+   set_gd(efi_gd);
 #endif
return ret;
 }
@@ -99,7 +99,7 @@ int __efi_exit_check(void)
 {
int ret = --entry_count == 0;
 #ifdef CONFIG_ARM
-   gd = app_gd;
+   set_gd(app_gd);
 #endif
return ret;
 }
@@ -123,7 +123,7 @@ void efi_restore_gd(void)
/* Only restore if we're already in EFI context */
if (!efi_gd)
return;
-   gd = efi_gd;
+   set_gd(efi_gd);
 #endif
 }

@@ -2920,7 +2920,7 @@ efi_status_t EFIAPI efi_start_image(efi_handle_t 
image_handle,
 * otherwise __efi_entry_check() will put the wrong value into
 * app_gd.
 */
-   gd = app_gd;
+   set_gd(app_gd);
 #endif
/*
 * To get ready to call EFI_EXIT below we have to execute the
--
2.26.2



[PATCH 3/4] arm: remove outdated comment concerning -ffixed-x18

2020-05-27 Thread Heinrich Schuchardt
Clang 9 supports -ffixed-x18.

Signed-off-by: Heinrich Schuchardt 
---
 arch/arm/include/asm/global_data.h | 4 
 1 file changed, 4 deletions(-)

diff --git a/arch/arm/include/asm/global_data.h 
b/arch/arm/include/asm/global_data.h
index 7c0905d240..2aafc6d206 100644
--- a/arch/arm/include/asm/global_data.h
+++ b/arch/arm/include/asm/global_data.h
@@ -96,10 +96,6 @@ static inline gd_t *get_gd(void)
gd_t *gd_ptr;

 #ifdef CONFIG_ARM64
-   /*
-* Make will already error that reserving x18 is not supported at the
-* time of writing, clang: error: unknown argument: '-ffixed-x18'
-*/
__asm__ volatile("mov %0, x18\n" : "=r" (gd_ptr));
 #else
__asm__ volatile("mov %0, r9\n" : "=r" (gd_ptr));
--
2.26.2



Re: [PATCH 5/5] ARM: dts: stm32: Disable SDR104 mode on AV96

2020-05-27 Thread Marek Vasut
On 5/27/20 3:45 PM, Patrick DELAUNAY wrote:
> Hi Marek,

Hi,

>> From: Marek Vasut 
>> Sent: mardi 26 mai 2020 04:30
>>
>> Disable SDR104 mode until we know it is really stable.
>>
>> Signed-off-by: Marek Vasut 
>> Cc: Patrick Delaunay 
>> Cc: Patrice Chotard 
>> ---
>>  arch/arm/dts/stm32mp15xx-dhcor-avenger96.dts | 1 -
>>  1 file changed, 1 deletion(-)
>>
> 
> Reviewed-by: Patrick Delaunay 

This is for 2020.07 , it's the remaining stuff which fell through the
cracks . And then that's it :)


Re: [PATCH v1 1/3] drivers: reset: Handle gracefully NULL pointers

2020-05-27 Thread Pratyush Yadav
Hi Simon,

On 29/10/19 07:48PM, Simon Glass wrote:
> Hi Jean-Jacques,
> 
> On Mon, 30 Sep 2019 at 08:31, Jean-Jacques Hiblot  wrote:
> >
> > Prepare the way for a managed reset API by handling NULL pointers without
> > crashing nor failing.
> >
> > Signed-off-by: Jean-Jacques Hiblot 
> > ---
> >
> >  drivers/reset/reset-uclass.c | 30 +-
> >  1 file changed, 17 insertions(+), 13 deletions(-)
> 
> Same comment here about code size / Kconfig option.

A lot of the changes below are ternary operators. I'm not sure how to 
put them behind a Kconfig option to reduce code size. Do you want me to 
change the NULL check to a separate if() block to put behind an #ifdef?

One way of doing this is like in this patch [0]. The other would be to 
wrap individual if statements in #ifdef, which tends to hurt 
readability.

[0] 
https://patchwork.ozlabs.org/project/uboot/patch/20191001115130.18886-2-jjhib...@ti.com/

> diff --git a/drivers/reset/reset-uclass.c b/drivers/reset/reset-uclass.c
> index ee1a423ffb..1cfcc8b367 100644
> --- a/drivers/reset/reset-uclass.c
> +++ b/drivers/reset/reset-uclass.c
> @@ -9,9 +9,12 @@ 
>  #include 
>  #include 
>  
> -static inline struct reset_ops *reset_dev_ops(struct udevice *dev)
> +struct reset_ops nop_reset_ops = {
> +};
> +
> +static inline struct reset_ops *reset_dev_ops(struct reset_ctl *r)
>  {
> - return (struct reset_ops *)dev->driver->ops;
> + return r ? (struct reset_ops *)r->dev->driver->ops : _reset_ops;
>  }
>  
>  static int reset_of_xlate_default(struct reset_ctl *reset_ctl,
> @@ -50,9 +53,10 @@  static int reset_get_by_index_tail(int ret, ofnode node,
>   debug("%s %d\n", ofnode_get_name(args->node), args->args[0]);
>   return ret;
>   }
> - ops = reset_dev_ops(dev_reset);
>  
>   reset_ctl->dev = dev_reset;
> + ops = reset_dev_ops(reset_ctl);
> +
>   if (ops->of_xlate)
>   ret = ops->of_xlate(reset_ctl, args);
>   else
> @@ -151,29 +155,29 @@  int reset_get_by_name(struct udevice *dev, const char 
> *name,
>  
>  int reset_request(struct reset_ctl *reset_ctl)
>  {
> - struct reset_ops *ops = reset_dev_ops(reset_ctl->dev);
> + struct reset_ops *ops = reset_dev_ops(reset_ctl);
>  
>   debug("%s(reset_ctl=%p)\n", __func__, reset_ctl);
>  
> - return ops->request(reset_ctl);
> + return ops->request ? ops->request(reset_ctl) : 0;
>  }
>  
>  int reset_free(struct reset_ctl *reset_ctl)
>  {
> - struct reset_ops *ops = reset_dev_ops(reset_ctl->dev);
> + struct reset_ops *ops = reset_dev_ops(reset_ctl);
>  
>   debug("%s(reset_ctl=%p)\n", __func__, reset_ctl);
>  
> - return ops->free(reset_ctl);
> + return ops->free ? ops->free(reset_ctl) : 0;
>  }
>  
>  int reset_assert(struct reset_ctl *reset_ctl)
>  {
> - struct reset_ops *ops = reset_dev_ops(reset_ctl->dev);
> + struct reset_ops *ops = reset_dev_ops(reset_ctl);
>  
>   debug("%s(reset_ctl=%p)\n", __func__, reset_ctl);
>  
> - return ops->rst_assert(reset_ctl);
> + return ops->rst_assert ? ops->rst_assert(reset_ctl) : 0;
>  }
>  
>  int reset_assert_bulk(struct reset_ctl_bulk *bulk)
> @@ -191,11 +195,11 @@  int reset_assert_bulk(struct reset_ctl_bulk *bulk)
>  
>  int reset_deassert(struct reset_ctl *reset_ctl)
>  {
> - struct reset_ops *ops = reset_dev_ops(reset_ctl->dev);
> + struct reset_ops *ops = reset_dev_ops(reset_ctl);
>  
>   debug("%s(reset_ctl=%p)\n", __func__, reset_ctl);
>  
> - return ops->rst_deassert(reset_ctl);
> + return ops->rst_deassert ? ops->rst_deassert(reset_ctl) : 0;
>  }
>  
>  int reset_deassert_bulk(struct reset_ctl_bulk *bulk)
> @@ -213,11 +217,11 @@  int reset_deassert_bulk(struct reset_ctl_bulk *bulk)
>  
>  int reset_status(struct reset_ctl *reset_ctl)
>  {
> - struct reset_ops *ops = reset_dev_ops(reset_ctl->dev);
> + struct reset_ops *ops = reset_dev_ops(reset_ctl);
>  
>   debug("%s(reset_ctl=%p)\n", __func__, reset_ctl);
>  
> - return ops->rst_status(reset_ctl);
> + return ops->rst_status ? ops->rst_status(reset_ctl) : 0;
>  }
>  
>  int reset_release_all(struct reset_ctl *reset_ctl, int count)

-- 
Regards,
Pratyush Yadav
Texas Instruments India


[PATCH 23/24] spi: Zap fsl_espi

2020-05-27 Thread Jagan Teki
DM_SPI migration deadlines are expired for fsl_espi.c

Drop it.

Signed-off-by: Jagan Teki 
---
 arch/powerpc/include/asm/immap_85xx.h |   2 -
 drivers/spi/Kconfig   |   8 -
 drivers/spi/Makefile  |   1 -
 drivers/spi/fsl_espi.c| 386 --
 scripts/config_whitelist.txt  |   1 -
 5 files changed, 398 deletions(-)
 delete mode 100644 drivers/spi/fsl_espi.c

diff --git a/arch/powerpc/include/asm/immap_85xx.h 
b/arch/powerpc/include/asm/immap_85xx.h
index bfa601e91b..304b3ff246 100644
--- a/arch/powerpc/include/asm/immap_85xx.h
+++ b/arch/powerpc/include/asm/immap_85xx.h
@@ -2970,8 +2970,6 @@ struct ccsr_pman {
(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_LBC_OFFSET)
 #define CONFIG_SYS_IFC_ADDR \
(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_IFC_OFFSET)
-#define CONFIG_SYS_MPC85xx_ESPI_ADDR \
-   (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_ESPI_OFFSET)
 #define CONFIG_SYS_MPC85xx_PCIX_ADDR \
(CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIX_OFFSET)
 #define CONFIG_SYS_MPC85xx_PCIX2_ADDR \
diff --git a/drivers/spi/Kconfig b/drivers/spi/Kconfig
index 8fccfbf20d..c4135cdbff 100644
--- a/drivers/spi/Kconfig
+++ b/drivers/spi/Kconfig
@@ -410,14 +410,6 @@ config ZYNQMP_GQSPI
 
 endif # if DM_SPI
 
-config FSL_ESPI
-   bool "Freescale eSPI driver"
-   imply SPI_FLASH_BAR
-   help
- Enable the Freescale eSPI driver. This driver can be used to
- access the SPI interface and SPI NOR flash on platforms embedding
- this Freescale eSPI IP core.
-
 config SH_QSPI
bool "Renesas Quad SPI driver"
help
diff --git a/drivers/spi/Makefile b/drivers/spi/Makefile
index 54881a7412..a1b907875a 100644
--- a/drivers/spi/Makefile
+++ b/drivers/spi/Makefile
@@ -28,7 +28,6 @@ obj-$(CONFIG_DAVINCI_SPI) += davinci_spi.o
 obj-$(CONFIG_DESIGNWARE_SPI) += designware_spi.o
 obj-$(CONFIG_EXYNOS_SPI) += exynos_spi.o
 obj-$(CONFIG_FSL_DSPI) += fsl_dspi.o
-obj-$(CONFIG_FSL_ESPI) += fsl_espi.o
 obj-$(CONFIG_FSL_QSPI) += fsl_qspi.o
 obj-$(CONFIG_ICH_SPI) +=  ich.o
 obj-$(CONFIG_KIRKWOOD_SPI) += kirkwood_spi.o
diff --git a/drivers/spi/fsl_espi.c b/drivers/spi/fsl_espi.c
deleted file mode 100644
index 50d194f614..00
--- a/drivers/spi/fsl_espi.c
+++ /dev/null
@@ -1,386 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * eSPI controller driver.
- *
- * Copyright 2010-2011 Freescale Semiconductor, Inc.
- * Author: Mingkai Hu (mingkai...@freescale.com)
- */
-
-#include 
-#include 
-#include 
-#include 
-
-#include 
-#include 
-#include 
-
-struct fsl_spi_slave {
-   struct spi_slave slave;
-   ccsr_espi_t *espi;
-   unsigned intdiv16;
-   unsigned intpm;
-   int tx_timeout;
-   unsigned intmode;
-   size_t  cmd_len;
-   u8  cmd_buf[16];
-   size_t  data_len;
-   unsigned intmax_transfer_length;
-};
-
-#define to_fsl_spi_slave(s) container_of(s, struct fsl_spi_slave, slave)
-#define US_PER_SECOND  100UL
-
-#define ESPI_MAX_CS_NUM4
-#define ESPI_FIFO_WIDTH_BIT32
-
-#define ESPI_EV_RNEBIT(9)
-#define ESPI_EV_TNFBIT(8)
-#define ESPI_EV_DONBIT(14)
-#define ESPI_EV_TXEBIT(15)
-#define ESPI_EV_RFCNT_SHIFT24
-#define ESPI_EV_RFCNT_MASK (0x3f << ESPI_EV_RFCNT_SHIFT)
-
-#define ESPI_MODE_EN   BIT(31) /* Enable interface */
-#define ESPI_MODE_TXTHR(x) ((x) << 8)  /* Tx FIFO threshold */
-#define ESPI_MODE_RXTHR(x) ((x) << 0)  /* Rx FIFO threshold */
-
-#define ESPI_COM_CS(x) ((x) << 30)
-#define ESPI_COM_TRANLEN(x)((x) << 0)
-
-#define ESPI_CSMODE_CI_INACTIVEHIGHBIT(31)
-#define ESPI_CSMODE_CP_BEGIN_EDGCLKBIT(30)
-#define ESPI_CSMODE_REV_MSB_FIRST  BIT(29)
-#define ESPI_CSMODE_DIV16  BIT(28)
-#define ESPI_CSMODE_PM(x)  ((x) << 24)
-#define ESPI_CSMODE_POL_ASSERTED_LOW   BIT(20)
-#define ESPI_CSMODE_LEN(x) ((x) << 16)
-#define ESPI_CSMODE_CSBEF(x)   ((x) << 12)
-#define ESPI_CSMODE_CSAFT(x)   ((x) << 8)
-#define ESPI_CSMODE_CSCG(x)((x) << 3)
-
-#define ESPI_CSMODE_INIT_VAL (ESPI_CSMODE_POL_ASSERTED_LOW | \
-   ESPI_CSMODE_CSBEF(0) | ESPI_CSMODE_CSAFT(0) | \
-   ESPI_CSMODE_CSCG(1))
-
-#define ESPI_MAX_DATA_TRANSFER_LEN 0xFFF0
-
-struct spi_slave *spi_setup_slave(unsigned int bus, unsigned int cs,
-   unsigned int max_hz, unsigned int mode)
-{
-   struct fsl_spi_slave *fsl;
-   sys_info_t sysinfo;
-   unsigned long spibrg = 0;
-   unsigned long spi_freq = 0;
-   unsigned char pm = 0;
-
-   if (!spi_cs_is_valid(bus, cs))
-   return NULL;
-
-   fsl = spi_alloc_slave(struct fsl_spi_slave, bus, cs);
-   if (!fsl)
-   return NULL;
-
-   fsl->espi = (void *)(CONFIG_SYS_MPC85xx_ESPI_ADDR);
-   fsl->mode = mode;
-   fsl->max_transfer_length = 

[PATCH 22/24] arm: Remove configs/kmcoge4_defconfig board

2020-05-27 Thread Jagan Teki
This board has not been converted to CONFIG_DM_SPI by the deadline.

Remove it.

Patch-cc: Valentin Longchamp 
Signed-off-by: Jagan Teki 
---
 board/keymile/Kconfig |   1 -
 board/keymile/kmp204x/Kconfig |  20 --
 board/keymile/kmp204x/MAINTAINERS |   6 -
 board/keymile/kmp204x/Makefile|  10 -
 board/keymile/kmp204x/ddr.c   |  69 
 board/keymile/kmp204x/eth.c   |  71 -
 board/keymile/kmp204x/kmp204x.c   | 265 
 board/keymile/kmp204x/kmp204x.h   |   8 -
 board/keymile/kmp204x/law.c   |  39 ---
 board/keymile/kmp204x/pbi.cfg |  74 -
 board/keymile/kmp204x/pci.c   | 125 
 board/keymile/kmp204x/rcw_kmp204x.cfg |  11 -
 board/keymile/kmp204x/tlb.c   | 109 ---
 configs/kmcoge4_defconfig |  68 
 include/configs/kmp204x.h | 435 --
 15 files changed, 1311 deletions(-)
 delete mode 100644 board/keymile/kmp204x/Kconfig
 delete mode 100644 board/keymile/kmp204x/MAINTAINERS
 delete mode 100644 board/keymile/kmp204x/Makefile
 delete mode 100644 board/keymile/kmp204x/ddr.c
 delete mode 100644 board/keymile/kmp204x/eth.c
 delete mode 100644 board/keymile/kmp204x/kmp204x.c
 delete mode 100644 board/keymile/kmp204x/kmp204x.h
 delete mode 100644 board/keymile/kmp204x/law.c
 delete mode 100644 board/keymile/kmp204x/pbi.cfg
 delete mode 100644 board/keymile/kmp204x/pci.c
 delete mode 100644 board/keymile/kmp204x/rcw_kmp204x.cfg
 delete mode 100644 board/keymile/kmp204x/tlb.c
 delete mode 100644 configs/kmcoge4_defconfig
 delete mode 100644 include/configs/kmp204x.h

diff --git a/board/keymile/Kconfig b/board/keymile/Kconfig
index e20c017436..8be7a18a2a 100644
--- a/board/keymile/Kconfig
+++ b/board/keymile/Kconfig
@@ -120,7 +120,6 @@ config SYS_IVM_EEPROM_PAGE_LEN
  Page size of inventory in EEPROM.
 
 source "board/keymile/km83xx/Kconfig"
-source "board/keymile/kmp204x/Kconfig"
 source "board/keymile/km_arm/Kconfig"
 
 endmenu
diff --git a/board/keymile/kmp204x/Kconfig b/board/keymile/kmp204x/Kconfig
deleted file mode 100644
index f74d4295c7..00
--- a/board/keymile/kmp204x/Kconfig
+++ /dev/null
@@ -1,20 +0,0 @@
-if TARGET_KMP204X
-
-config SYS_BOARD
-   default "kmp204x"
-
-config SYS_VENDOR
-   default "keymile"
-
-config SYS_CONFIG_NAME
-   default "kmp204x"
-
-config BOARD_SPECIFIC_OPTIONS # dummy
-   def_bool y
-   select ARCH_P2041
-   select FSL_DDR_INTERACTIVE
-   select PHYS_64BIT
-   imply CMD_CRAMFS
-   imply FS_CRAMFS
-
-endif
diff --git a/board/keymile/kmp204x/MAINTAINERS 
b/board/keymile/kmp204x/MAINTAINERS
deleted file mode 100644
index fb3aefdd37..00
--- a/board/keymile/kmp204x/MAINTAINERS
+++ /dev/null
@@ -1,6 +0,0 @@
-KMP204X BOARD
-M: Valentin Longchamp 
-S: Maintained
-F: board/keymile/kmp204x/
-F: include/configs/kmp204x.h
-F: configs/kmcoge4_defconfig
diff --git a/board/keymile/kmp204x/Makefile b/board/keymile/kmp204x/Makefile
deleted file mode 100644
index 5523ee99aa..00
--- a/board/keymile/kmp204x/Makefile
+++ /dev/null
@@ -1,10 +0,0 @@
-# SPDX-License-Identifier: GPL-2.0+
-#
-# (C) Copyright 2001-2007
-# Wolfgang Denk, DENX Software Engineering, w...@denx.de.
-#
-# See file CREDITS for list of people who contributed to this
-# project.
-
-obj-y  := kmp204x.o ddr.o eth.o tlb.o pci.o law.o ../common/common.o\
-   ../common/ivm.o ../common/qrio.o
diff --git a/board/keymile/kmp204x/ddr.c b/board/keymile/kmp204x/ddr.c
deleted file mode 100644
index d9c9ddf2ba..00
--- a/board/keymile/kmp204x/ddr.c
+++ /dev/null
@@ -1,69 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * (C) Copyright 2013 Keymile AG
- * Valentin Longchamp 
- *
- * Copyright 2009-2011 Freescale Semiconductor, Inc.
- */
-
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-
-DECLARE_GLOBAL_DATA_PTR;
-
-void fsl_ddr_board_options(memctl_options_t *popts,
-   dimm_params_t *pdimm,
-   unsigned int ctrl_num)
-{
-   if (ctrl_num) {
-   printf("Wrong parameter for controller number %d", ctrl_num);
-   return;
-   }
-
-   /* automatic calibration for nb of cycles between read and DQS pre */
-   popts->cpo_override = 0xFF;
-
-   /* 1/2 clk delay between wr command and data strobe */
-   popts->write_data_delay = 4;
-   /* clk lauched 1/2 applied cylcle after address command */
-   popts->clk_adjust = 4;
-   /* 1T timing: command/address held for only 1 cycle */
-   popts->twot_en = 0;
-
-   /* we have only one module, half str should be OK */
-   popts->half_strength_driver_enable = 1;
-
-   /* wrlvl values overridden as recommended by ddr init func */
-   popts->wrlvl_override = 1;
-   popts->wrlvl_sample = 0xf;
-   popts->wrlvl_start = 0x6;
-
-   /* Enable ZQ calibration */
-  

[PATCH 21/24] arm: Remove configs/controlcenterd_36BIT_SDCARD_DEVELOP_defconfig board

2020-05-27 Thread Jagan Teki
This board has not been converted to CONFIG_DM_SPI by the deadline.

Remove it.

Patch-cc: Dirk Eibach 
Signed-off-by: Jagan Teki 
---
 arch/powerpc/cpu/mpc85xx/Kconfig  |1 -
 board/gdsys/p1022/Kconfig |   22 -
 board/gdsys/p1022/MAINTAINERS |9 -
 board/gdsys/p1022/Makefile|   10 -
 board/gdsys/p1022/controlcenterd-id.c | 1244 -
 board/gdsys/p1022/controlcenterd-id.h |   15 -
 board/gdsys/p1022/controlcenterd.c|  431 --
 board/gdsys/p1022/ddr.c   |   68 -
 board/gdsys/p1022/diu.c   |   85 --
 board/gdsys/p1022/law.c   |   16 -
 board/gdsys/p1022/sdhc_boot.c |   63 -
 board/gdsys/p1022/tlb.c   |   73 -
 ...trolcenterd_36BIT_SDCARD_DEVELOP_defconfig |   68 -
 configs/controlcenterd_36BIT_SDCARD_defconfig |   68 -
 ...ntrolcenterd_TRAILBLAZER_DEVELOP_defconfig |   36 -
 configs/controlcenterd_TRAILBLAZER_defconfig  |   36 -
 include/configs/controlcenterd.h  |  362 -
 17 files changed, 2607 deletions(-)
 delete mode 100644 board/gdsys/p1022/Kconfig
 delete mode 100644 board/gdsys/p1022/MAINTAINERS
 delete mode 100644 board/gdsys/p1022/Makefile
 delete mode 100644 board/gdsys/p1022/controlcenterd-id.c
 delete mode 100644 board/gdsys/p1022/controlcenterd-id.h
 delete mode 100644 board/gdsys/p1022/controlcenterd.c
 delete mode 100644 board/gdsys/p1022/ddr.c
 delete mode 100644 board/gdsys/p1022/diu.c
 delete mode 100644 board/gdsys/p1022/law.c
 delete mode 100644 board/gdsys/p1022/sdhc_boot.c
 delete mode 100644 board/gdsys/p1022/tlb.c
 delete mode 100644 configs/controlcenterd_36BIT_SDCARD_DEVELOP_defconfig
 delete mode 100644 configs/controlcenterd_36BIT_SDCARD_defconfig
 delete mode 100644 configs/controlcenterd_TRAILBLAZER_DEVELOP_defconfig
 delete mode 100644 configs/controlcenterd_TRAILBLAZER_defconfig
 delete mode 100644 include/configs/controlcenterd.h

diff --git a/arch/powerpc/cpu/mpc85xx/Kconfig b/arch/powerpc/cpu/mpc85xx/Kconfig
index 4041973578..97f6ceb60a 100644
--- a/arch/powerpc/cpu/mpc85xx/Kconfig
+++ b/arch/powerpc/cpu/mpc85xx/Kconfig
@@ -1598,7 +1598,6 @@ source "board/freescale/mpc8569mds/Kconfig"
 source "board/freescale/mpc8572ds/Kconfig"
 source "board/freescale/p1023rdb/Kconfig"
 source "board/freescale/qemu-ppce500/Kconfig"
-source "board/gdsys/p1022/Kconfig"
 source "board/keymile/Kconfig"
 source "board/sbc8548/Kconfig"
 source "board/socrates/Kconfig"
diff --git a/board/gdsys/p1022/Kconfig b/board/gdsys/p1022/Kconfig
deleted file mode 100644
index f5154271d1..00
--- a/board/gdsys/p1022/Kconfig
+++ /dev/null
@@ -1,22 +0,0 @@
-config GDSYS_LEGACY_DRIVERS
-   bool
-   help
- Enable the gdsys legacy drivers under board/gdsys/common. If this
- option is not set, all relevant DM drivers must be configured for the
- device in question.
-
-if TARGET_CONTROLCENTERD
-
-config SYS_BOARD
-   default "p1022"
-
-config SYS_VENDOR
-   default "gdsys"
-
-config SYS_CONFIG_NAME
-   default "controlcenterd"
-
-config GDSYS_LEGACY_DRIVERS
-   default y
-
-endif
diff --git a/board/gdsys/p1022/MAINTAINERS b/board/gdsys/p1022/MAINTAINERS
deleted file mode 100644
index 99f1200c09..00
--- a/board/gdsys/p1022/MAINTAINERS
+++ /dev/null
@@ -1,9 +0,0 @@
-P1022 BOARD
-M: Dirk Eibach 
-S: Maintained
-F: board/gdsys/p1022/
-F: include/configs/controlcenterd.h
-F: configs/controlcenterd_36BIT_SDCARD_defconfig
-F: configs/controlcenterd_36BIT_SDCARD_DEVELOP_defconfig
-F: configs/controlcenterd_TRAILBLAZER_defconfig
-F: configs/controlcenterd_TRAILBLAZER_DEVELOP_defconfig
diff --git a/board/gdsys/p1022/Makefile b/board/gdsys/p1022/Makefile
deleted file mode 100644
index 83a008d198..00
--- a/board/gdsys/p1022/Makefile
+++ /dev/null
@@ -1,10 +0,0 @@
-# SPDX-License-Identifier: GPL-2.0+
-#
-# Copyright 2010 Freescale Semiconductor, Inc.
-
-obj-y  += law.o
-obj-y  += ddr.o
-obj-y  += tlb.o
-obj-y  += sdhc_boot.o
-obj-$(CONFIG_CONTROLCENTERD) += controlcenterd.o controlcenterd-id.o
-obj-$(CONFIG_FSL_DIU_FB) += diu.o
diff --git a/board/gdsys/p1022/controlcenterd-id.c 
b/board/gdsys/p1022/controlcenterd-id.c
deleted file mode 100644
index 1b5aa9042f..00
--- a/board/gdsys/p1022/controlcenterd-id.c
+++ /dev/null
@@ -1,1244 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * (C) Copyright 2013
- * Reinhard Pfau, Guntermann & Drunck GmbH, reinhard.p...@gdsys.cc
- */
-
-/* TODO: some more #ifdef's to avoid unneeded code for stage 1 / stage 2 */
-
-#ifdef CCDM_ID_DEBUG
-#define DEBUG
-#endif
-
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-
-#undef CCDM_FIRST_STAGE
-#undef CCDM_SECOND_STAGE
-#undef CCDM_AUTO_FIRST_STAGE
-
-#ifdef 

[PATCH 24/24] mtd: spi: Drop fsl_espi_spl

2020-05-27 Thread Jagan Teki
Boards which are using this fsl_espi_spl are already dropped
due to lack of dm migrations.

So, drop this associated driver.

Signed-off-by: Jagan Teki 
---
 arch/powerpc/cpu/mpc85xx/fdt.c |  7 ---
 board/Arcturus/ucp1020/spl.c   |  6 ---
 common/spl/Kconfig |  4 --
 drivers/mtd/spi/Makefile   |  1 -
 drivers/mtd/spi/fsl_espi_spl.c | 91 --
 5 files changed, 109 deletions(-)
 delete mode 100644 drivers/mtd/spi/fsl_espi_spl.c

diff --git a/arch/powerpc/cpu/mpc85xx/fdt.c b/arch/powerpc/cpu/mpc85xx/fdt.c
index 55f191f202..6255dfa7c0 100644
--- a/arch/powerpc/cpu/mpc85xx/fdt.c
+++ b/arch/powerpc/cpu/mpc85xx/fdt.c
@@ -148,13 +148,6 @@ void ft_fixup_cpu(void *blob, u64 memory_limit)
if (off < 0)
printf("Failed to reserve memory for SD deep sleep: %s\n",
   fdt_strerror(off));
-#elif defined(CONFIG_SPL_SPI_BOOT)
-   off = fdt_add_mem_rsv(blob, CONFIG_SYS_SPI_FLASH_U_BOOT_START,
-   CONFIG_SYS_SPI_FLASH_U_BOOT_SIZE);
-   if (off < 0)
-   printf("Failed to reserve memory for SPI deep sleep: %s\n",
-  fdt_strerror(off));
-#endif
 #endif
 }
 #endif
diff --git a/board/Arcturus/ucp1020/spl.c b/board/Arcturus/ucp1020/spl.c
index 6a17aeb78e..8a1f005ef2 100644
--- a/board/Arcturus/ucp1020/spl.c
+++ b/board/Arcturus/ucp1020/spl.c
@@ -48,10 +48,6 @@ void board_init_f(ulong bootflag)
/* Read back the register to synchronize the write. */
in_be32(>pmuxcr);
 
-#ifdef CONFIG_SPL_SPI_BOOT
-   clrbits_be32(>pmuxcr, MPC85xx_PMUXCR_SD_DATA);
-#endif
-
/* initialize selected port with appropriate baud rate */
plat_ratio = in_be32(>porpllsr) & MPC85xx_PORPLLSR_PLAT_RATIO;
plat_ratio >>= 1;
@@ -62,8 +58,6 @@ void board_init_f(ulong bootflag)
 bus_clk / 16 / CONFIG_BAUDRATE);
 #ifdef CONFIG_SPL_MMC_BOOT
puts("\nSD boot...\n");
-#elif defined(CONFIG_SPL_SPI_BOOT)
-   puts("\nSPI Flash boot...\n");
 #endif
 
/* copy code to RAM and jump to it - this should not return */
diff --git a/common/spl/Kconfig b/common/spl/Kconfig
index 414b6f396d..9dce9710ce 100644
--- a/common/spl/Kconfig
+++ b/common/spl/Kconfig
@@ -101,10 +101,6 @@ config SPL_MMC_BOOT
bool "Load SPL from SD Card / eMMC"
depends on PPC && (SUPPORT_SPL && !SPL_FRAMEWORK)
 
-config SPL_SPI_BOOT
-   bool "Load SPL from SPI flash"
-   depends on PPC && (SUPPORT_SPL && !SPL_FRAMEWORK)
-
 config SPL_FSL_PBL
bool "Create SPL in Freescale PBI format"
depends on (PPC || ARCH_LS1021A || ARCH_LS1043A || ARCH_LS1046A) && \
diff --git a/drivers/mtd/spi/Makefile b/drivers/mtd/spi/Makefile
index b3ae74dbe8..17ed55eee2 100644
--- a/drivers/mtd/spi/Makefile
+++ b/drivers/mtd/spi/Makefile
@@ -11,7 +11,6 @@ endif
 spi-nor-y += spi-nor-ids.o
 
 ifdef CONFIG_SPL_BUILD
-obj-$(CONFIG_SPL_SPI_BOOT) += fsl_espi_spl.o
 ifeq ($(CONFIG_SPL_SPI_FLASH_TINY),y)
 spi-nor-y += spi-nor-tiny.o
 else
diff --git a/drivers/mtd/spi/fsl_espi_spl.c b/drivers/mtd/spi/fsl_espi_spl.c
deleted file mode 100644
index 5c41d7558c..00
--- a/drivers/mtd/spi/fsl_espi_spl.c
+++ /dev/null
@@ -1,91 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2013 Freescale Semiconductor, Inc.
- */
-
-#include 
-#include 
-#include 
-#include 
-#include 
-
-#define ESPI_BOOT_IMAGE_SIZE   0x48
-#define ESPI_BOOT_IMAGE_ADDR   0x50
-#define CONFIG_CFG_DATA_SECTOR 0
-
-void fsl_spi_spl_load_image(uint32_t offs, unsigned int size, void *vdst)
-{
-   struct spi_flash *flash;
-
-   flash = spi_flash_probe(CONFIG_ENV_SPI_BUS, CONFIG_ENV_SPI_CS,
-   CONFIG_ENV_SPI_MAX_HZ, CONFIG_ENV_SPI_MODE);
-   if (flash == NULL) {
-   puts("\nspi_flash_probe failed");
-   hang();
-   }
-
-   spi_flash_read(flash, offs, size, vdst);
-}
-
-/*
- * The main entry for SPI booting. It's necessary that SDRAM is already
- * configured and available since this code loads the main U-Boot image
- * from SPI into SDRAM and starts it from there.
- */
-void fsl_spi_boot(void)
-{
-   void (*uboot)(void) __noreturn;
-   u32 offset, code_len, copy_len = 0;
-#ifndef CONFIG_FSL_CORENET
-   unsigned char *buf = NULL;
-#endif
-   struct spi_flash *flash;
-
-   flash = spi_flash_probe(CONFIG_ENV_SPI_BUS, CONFIG_ENV_SPI_CS,
-   CONFIG_ENV_SPI_MAX_HZ, CONFIG_ENV_SPI_MODE);
-   if (flash == NULL) {
-   puts("\nspi_flash_probe failed");
-   hang();
-   }
-
-#ifdef CONFIG_FSL_CORENET
-   offset = CONFIG_SYS_SPI_FLASH_U_BOOT_OFFS;
-   code_len = CONFIG_SYS_SPI_FLASH_U_BOOT_SIZE;
-#else
-   /*
-   * Load U-Boot image from SPI flash into RAM
-   */
-   buf = malloc(flash->page_size);
-   if (buf == NULL) {
-   puts("\nmalloc failed");
-   hang();
-   }
-   memset(buf, 0, flash->page_size);
-
-   

[PATCH 20/24] arm: Remove configs/TWR-P1025_defconfig board

2020-05-27 Thread Jagan Teki
This board has not been converted to CONFIG_DM_SPI by the deadline.

Remove it.

Patch-cc: Xiaobo Xie 
Signed-off-by: Jagan Teki 
---
 arch/powerpc/cpu/mpc85xx/Kconfig   |   1 -
 board/freescale/p1_twr/Kconfig |  12 -
 board/freescale/p1_twr/MAINTAINERS |   6 -
 board/freescale/p1_twr/Makefile|   9 -
 board/freescale/p1_twr/ddr.c   |  69 -
 board/freescale/p1_twr/law.c   |  15 -
 board/freescale/p1_twr/p1_twr.c| 292 --
 board/freescale/p1_twr/tlb.c   |  75 -
 configs/TWR-P1025_defconfig|  64 
 include/configs/p1_twr.h   | 480 -
 10 files changed, 1023 deletions(-)
 delete mode 100644 board/freescale/p1_twr/Kconfig
 delete mode 100644 board/freescale/p1_twr/MAINTAINERS
 delete mode 100644 board/freescale/p1_twr/Makefile
 delete mode 100644 board/freescale/p1_twr/ddr.c
 delete mode 100644 board/freescale/p1_twr/law.c
 delete mode 100644 board/freescale/p1_twr/p1_twr.c
 delete mode 100644 board/freescale/p1_twr/tlb.c
 delete mode 100644 configs/TWR-P1025_defconfig
 delete mode 100644 include/configs/p1_twr.h

diff --git a/arch/powerpc/cpu/mpc85xx/Kconfig b/arch/powerpc/cpu/mpc85xx/Kconfig
index 337bf83835..4041973578 100644
--- a/arch/powerpc/cpu/mpc85xx/Kconfig
+++ b/arch/powerpc/cpu/mpc85xx/Kconfig
@@ -1597,7 +1597,6 @@ source "board/freescale/mpc8568mds/Kconfig"
 source "board/freescale/mpc8569mds/Kconfig"
 source "board/freescale/mpc8572ds/Kconfig"
 source "board/freescale/p1023rdb/Kconfig"
-source "board/freescale/p1_twr/Kconfig"
 source "board/freescale/qemu-ppce500/Kconfig"
 source "board/gdsys/p1022/Kconfig"
 source "board/keymile/Kconfig"
diff --git a/board/freescale/p1_twr/Kconfig b/board/freescale/p1_twr/Kconfig
deleted file mode 100644
index 8f9a8d4415..00
--- a/board/freescale/p1_twr/Kconfig
+++ /dev/null
@@ -1,12 +0,0 @@
-if TARGET_P1_TWR
-
-config SYS_BOARD
-   default "p1_twr"
-
-config SYS_VENDOR
-   default "freescale"
-
-config SYS_CONFIG_NAME
-   default "p1_twr"
-
-endif
diff --git a/board/freescale/p1_twr/MAINTAINERS 
b/board/freescale/p1_twr/MAINTAINERS
deleted file mode 100644
index 0f9f98f459..00
--- a/board/freescale/p1_twr/MAINTAINERS
+++ /dev/null
@@ -1,6 +0,0 @@
-P1_TWR BOARD
-M: Xiaobo Xie 
-S: Maintained
-F: board/freescale/p1_twr/
-F: include/configs/p1_twr.h
-F: configs/TWR-P1025_defconfig
diff --git a/board/freescale/p1_twr/Makefile b/board/freescale/p1_twr/Makefile
deleted file mode 100644
index 5e6c658551..00
--- a/board/freescale/p1_twr/Makefile
+++ /dev/null
@@ -1,9 +0,0 @@
-# SPDX-License-Identifier: GPL-2.0+
-#
-# Copyright 2013 Freescale Semiconductor, Inc.
-#
-
-obj-y+= p1_twr.o
-obj-y+= ddr.o
-obj-y+= law.o
-obj-y+= tlb.o
diff --git a/board/freescale/p1_twr/ddr.c b/board/freescale/p1_twr/ddr.c
deleted file mode 100644
index 85f1f6344a..00
--- a/board/freescale/p1_twr/ddr.c
+++ /dev/null
@@ -1,69 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2013 Freescale Semiconductor, Inc.
- */
-
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-
-/* Fixed sdram init -- doesn't use serial presence detect. */
-phys_size_t fixed_sdram(void)
-{
-   sys_info_t sysinfo;
-   char buf[32];
-   size_t ddr_size;
-   fsl_ddr_cfg_regs_t ddr_cfg_regs = {
-   .cs[0].bnds = CONFIG_SYS_DDR_CS0_BNDS,
-   .cs[0].config = CONFIG_SYS_DDR_CS0_CONFIG,
-   .cs[0].config_2 = CONFIG_SYS_DDR_CS0_CONFIG_2,
-#if CONFIG_CHIP_SELECTS_PER_CTRL > 1
-   .cs[1].bnds = CONFIG_SYS_DDR_CS1_BNDS,
-   .cs[1].config = CONFIG_SYS_DDR_CS1_CONFIG,
-   .cs[1].config_2 = CONFIG_SYS_DDR_CS1_CONFIG_2,
-#endif
-   .timing_cfg_3 = CONFIG_SYS_DDR_TIMING_3,
-   .timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0,
-   .timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1,
-   .timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2,
-   .ddr_sdram_cfg = CONFIG_SYS_DDR_CONTROL,
-   .ddr_sdram_cfg_2 = CONFIG_SYS_DDR_CONTROL_2,
-   .ddr_sdram_mode = CONFIG_SYS_DDR_MODE_1,
-   .ddr_sdram_mode_2 = CONFIG_SYS_DDR_MODE_2,
-   .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL,
-   .ddr_sdram_interval = CONFIG_SYS_DDR_INTERVAL,
-   .ddr_data_init = CONFIG_SYS_DDR_DATA_INIT,
-   .ddr_sdram_clk_cntl = CONFIG_SYS_DDR_CLK_CTRL,
-   .ddr_init_addr = CONFIG_SYS_DDR_INIT_ADDR,
-   .ddr_init_ext_addr = CONFIG_SYS_DDR_INIT_EXT_ADDR,
-   .timing_cfg_4 = CONFIG_SYS_DDR_TIMING_4,
-   .timing_cfg_5 = CONFIG_SYS_DDR_TIMING_5,
-   .ddr_zq_cntl = CONFIG_SYS_DDR_ZQ_CONTROL,
-   .ddr_wrlvl_cntl = CONFIG_SYS_DDR_WRLVL_CONTROL,
-   .ddr_sr_cntr = CONFIG_SYS_DDR_SR_CNTR,
-   .ddr_sdram_rcw_1 = CONFIG_SYS_DDR_RCW_1,
-   

[PATCH 18/24] arm: Remove configs/T4160QDS_NAND_defconfig board

2020-05-27 Thread Jagan Teki
This board has not been converted to CONFIG_DM_SPI by the deadline.

Remove it.

Patch-cc: Ruchika Gupta 
Signed-off-by: Jagan Teki 
---
 arch/powerpc/cpu/mpc85xx/Kconfig  |   1 -
 board/freescale/t4qds/Kconfig |  14 -
 board/freescale/t4qds/MAINTAINERS |  18 -
 board/freescale/t4qds/Makefile|  15 -
 board/freescale/t4qds/README  | 194 -
 board/freescale/t4qds/ddr.c   | 134 
 board/freescale/t4qds/ddr.h   |  81 --
 board/freescale/t4qds/eth.c   | 869 
 board/freescale/t4qds/law.c   |  33 -
 board/freescale/t4qds/pci.c   |  23 -
 board/freescale/t4qds/spl.c   | 145 
 board/freescale/t4qds/t4240emu.c  |  85 --
 board/freescale/t4qds/t4240qds.c  | 927 --
 board/freescale/t4qds/t4240qds_qixis.h|  42 -
 board/freescale/t4qds/t4_nand_rcw.cfg |   7 -
 board/freescale/t4qds/t4_pbi.cfg  |  21 -
 board/freescale/t4qds/t4_sd_rcw.cfg   |   7 -
 board/freescale/t4qds/t4qds.h |  12 -
 board/freescale/t4qds/tlb.c   | 146 
 configs/T4160QDS_NAND_defconfig   |  69 --
 configs/T4160QDS_SDCARD_defconfig |  66 --
 configs/T4160QDS_SECURE_BOOT_defconfig|  56 --
 configs/T4160QDS_defconfig|  53 --
 configs/T4240QDS_NAND_defconfig   |  69 --
 configs/T4240QDS_SDCARD_defconfig |  66 --
 configs/T4240QDS_SECURE_BOOT_defconfig|  56 --
 configs/T4240QDS_SRIO_PCIE_BOOT_defconfig |  49 --
 configs/T4240QDS_defconfig|  53 --
 include/configs/T4240QDS.h| 555 -
 29 files changed, 3866 deletions(-)
 delete mode 100644 board/freescale/t4qds/Kconfig
 delete mode 100644 board/freescale/t4qds/MAINTAINERS
 delete mode 100644 board/freescale/t4qds/Makefile
 delete mode 100644 board/freescale/t4qds/README
 delete mode 100644 board/freescale/t4qds/ddr.c
 delete mode 100644 board/freescale/t4qds/ddr.h
 delete mode 100644 board/freescale/t4qds/eth.c
 delete mode 100644 board/freescale/t4qds/law.c
 delete mode 100644 board/freescale/t4qds/pci.c
 delete mode 100644 board/freescale/t4qds/spl.c
 delete mode 100644 board/freescale/t4qds/t4240emu.c
 delete mode 100644 board/freescale/t4qds/t4240qds.c
 delete mode 100644 board/freescale/t4qds/t4240qds_qixis.h
 delete mode 100644 board/freescale/t4qds/t4_nand_rcw.cfg
 delete mode 100644 board/freescale/t4qds/t4_pbi.cfg
 delete mode 100644 board/freescale/t4qds/t4_sd_rcw.cfg
 delete mode 100644 board/freescale/t4qds/t4qds.h
 delete mode 100644 board/freescale/t4qds/tlb.c
 delete mode 100644 configs/T4160QDS_NAND_defconfig
 delete mode 100644 configs/T4160QDS_SDCARD_defconfig
 delete mode 100644 configs/T4160QDS_SECURE_BOOT_defconfig
 delete mode 100644 configs/T4160QDS_defconfig
 delete mode 100644 configs/T4240QDS_NAND_defconfig
 delete mode 100644 configs/T4240QDS_SDCARD_defconfig
 delete mode 100644 configs/T4240QDS_SECURE_BOOT_defconfig
 delete mode 100644 configs/T4240QDS_SRIO_PCIE_BOOT_defconfig
 delete mode 100644 configs/T4240QDS_defconfig
 delete mode 100644 include/configs/T4240QDS.h

diff --git a/arch/powerpc/cpu/mpc85xx/Kconfig b/arch/powerpc/cpu/mpc85xx/Kconfig
index 82c5a51f48..b429e41515 100644
--- a/arch/powerpc/cpu/mpc85xx/Kconfig
+++ b/arch/powerpc/cpu/mpc85xx/Kconfig
@@ -1599,7 +1599,6 @@ source "board/freescale/mpc8572ds/Kconfig"
 source "board/freescale/p1023rdb/Kconfig"
 source "board/freescale/p1_twr/Kconfig"
 source "board/freescale/qemu-ppce500/Kconfig"
-source "board/freescale/t4qds/Kconfig"
 source "board/freescale/t4rdb/Kconfig"
 source "board/gdsys/p1022/Kconfig"
 source "board/keymile/Kconfig"
diff --git a/board/freescale/t4qds/Kconfig b/board/freescale/t4qds/Kconfig
deleted file mode 100644
index f7c1a0c15d..00
--- a/board/freescale/t4qds/Kconfig
+++ /dev/null
@@ -1,14 +0,0 @@
-if TARGET_T4160QDS || TARGET_T4240QDS
-
-config SYS_BOARD
-   default "t4qds"
-
-config SYS_VENDOR
-   default "freescale"
-
-config SYS_CONFIG_NAME
-   default "T4240QDS"
-
-source "board/freescale/common/Kconfig"
-
-endif
diff --git a/board/freescale/t4qds/MAINTAINERS 
b/board/freescale/t4qds/MAINTAINERS
deleted file mode 100644
index 44bb2f5c6d..00
--- a/board/freescale/t4qds/MAINTAINERS
+++ /dev/null
@@ -1,18 +0,0 @@
-T4QDS BOARD
-#M:Shaohui Xie 
-S: Orphan (since 2018-05)
-F: board/freescale/t4qds/
-F: include/configs/T4240QDS.h
-F: configs/T4160QDS_defconfig
-F: configs/T4160QDS_NAND_defconfig
-F: configs/T4160QDS_SDCARD_defconfig
-F: configs/T4240QDS_defconfig
-F: configs/T4240QDS_NAND_defconfig
-F: configs/T4240QDS_SDCARD_defconfig
-F: configs/T4240QDS_SRIO_PCIE_BOOT_defconfig
-
-T4160QDS_SECURE_BOOT BOARD
-M: Ruchika Gupta 
-S: Maintained
-F: configs/T4160QDS_SECURE_BOOT_defconfig
-F: configs/T4240QDS_SECURE_BOOT_defconfig
diff --git a/board/freescale/t4qds/Makefile 

[PATCH 16/24] arm: Remove configs/T2080QDS_NAND_defconfig board

2020-05-27 Thread Jagan Teki
This board has not been converted to CONFIG_DM_SPI by the deadline.

Remove it.

Patch-cc: Shengzhou Liu 
Patch-cc: Ruchika Gupta 
Signed-off-by: Jagan Teki 
---
 arch/powerpc/cpu/mpc85xx/Kconfig|   1 -
 board/freescale/t208xqds/Kconfig|  14 -
 board/freescale/t208xqds/MAINTAINERS|  20 -
 board/freescale/t208xqds/Makefile   |  17 -
 board/freescale/t208xqds/README | 293 ---
 board/freescale/t208xqds/ddr.c  | 125 ---
 board/freescale/t208xqds/ddr.h  |  70 --
 board/freescale/t208xqds/eth_t208xqds.c | 826 
 board/freescale/t208xqds/law.c  |  33 -
 board/freescale/t208xqds/pci.c  |  25 -
 board/freescale/t208xqds/spl.c  | 142 
 board/freescale/t208xqds/t2080_nand_rcw.cfg |  16 -
 board/freescale/t208xqds/t2080_sd_rcw.cfg   |  16 -
 board/freescale/t208xqds/t2080_spi_rcw.cfg  |  16 -
 board/freescale/t208xqds/t2081_nand_rcw.cfg |   8 -
 board/freescale/t208xqds/t2081_sd_rcw.cfg   |   8 -
 board/freescale/t208xqds/t2081_spi_rcw.cfg  |   8 -
 board/freescale/t208xqds/t208x_pbi.cfg  |  40 -
 board/freescale/t208xqds/t208xqds.c | 489 
 board/freescale/t208xqds/t208xqds.h |  12 -
 board/freescale/t208xqds/t208xqds_qixis.h   |  48 --
 board/freescale/t208xqds/tlb.c  | 152 
 configs/T2080QDS_NAND_defconfig |  83 --
 configs/T2080QDS_SDCARD_defconfig   |  80 --
 configs/T2080QDS_SECURE_BOOT_defconfig  |  70 --
 configs/T2080QDS_SPIFLASH_defconfig |  83 --
 configs/T2080QDS_SRIO_PCIE_BOOT_defconfig   |  60 --
 configs/T2080QDS_defconfig  |  68 --
 configs/T2081QDS_NAND_defconfig |  75 --
 configs/T2081QDS_SDCARD_defconfig   |  72 --
 configs/T2081QDS_SPIFLASH_defconfig |  75 --
 configs/T2081QDS_SRIO_PCIE_BOOT_defconfig   |  51 --
 configs/T2081QDS_defconfig  |  59 --
 include/configs/T208xQDS.h  | 771 --
 34 files changed, 3926 deletions(-)
 delete mode 100644 board/freescale/t208xqds/Kconfig
 delete mode 100644 board/freescale/t208xqds/MAINTAINERS
 delete mode 100644 board/freescale/t208xqds/Makefile
 delete mode 100755 board/freescale/t208xqds/README
 delete mode 100644 board/freescale/t208xqds/ddr.c
 delete mode 100644 board/freescale/t208xqds/ddr.h
 delete mode 100644 board/freescale/t208xqds/eth_t208xqds.c
 delete mode 100644 board/freescale/t208xqds/law.c
 delete mode 100644 board/freescale/t208xqds/pci.c
 delete mode 100644 board/freescale/t208xqds/spl.c
 delete mode 100644 board/freescale/t208xqds/t2080_nand_rcw.cfg
 delete mode 100644 board/freescale/t208xqds/t2080_sd_rcw.cfg
 delete mode 100644 board/freescale/t208xqds/t2080_spi_rcw.cfg
 delete mode 100644 board/freescale/t208xqds/t2081_nand_rcw.cfg
 delete mode 100644 board/freescale/t208xqds/t2081_sd_rcw.cfg
 delete mode 100644 board/freescale/t208xqds/t2081_spi_rcw.cfg
 delete mode 100644 board/freescale/t208xqds/t208x_pbi.cfg
 delete mode 100644 board/freescale/t208xqds/t208xqds.c
 delete mode 100644 board/freescale/t208xqds/t208xqds.h
 delete mode 100644 board/freescale/t208xqds/t208xqds_qixis.h
 delete mode 100644 board/freescale/t208xqds/tlb.c
 delete mode 100644 configs/T2080QDS_NAND_defconfig
 delete mode 100644 configs/T2080QDS_SDCARD_defconfig
 delete mode 100644 configs/T2080QDS_SECURE_BOOT_defconfig
 delete mode 100644 configs/T2080QDS_SPIFLASH_defconfig
 delete mode 100644 configs/T2080QDS_SRIO_PCIE_BOOT_defconfig
 delete mode 100644 configs/T2080QDS_defconfig
 delete mode 100644 configs/T2081QDS_NAND_defconfig
 delete mode 100644 configs/T2081QDS_SDCARD_defconfig
 delete mode 100644 configs/T2081QDS_SPIFLASH_defconfig
 delete mode 100644 configs/T2081QDS_SRIO_PCIE_BOOT_defconfig
 delete mode 100644 configs/T2081QDS_defconfig
 delete mode 100644 include/configs/T208xQDS.h

diff --git a/arch/powerpc/cpu/mpc85xx/Kconfig b/arch/powerpc/cpu/mpc85xx/Kconfig
index 35a1b29ef8..edccf3698c 100644
--- a/arch/powerpc/cpu/mpc85xx/Kconfig
+++ b/arch/powerpc/cpu/mpc85xx/Kconfig
@@ -1599,7 +1599,6 @@ source "board/freescale/mpc8572ds/Kconfig"
 source "board/freescale/p1023rdb/Kconfig"
 source "board/freescale/p1_twr/Kconfig"
 source "board/freescale/qemu-ppce500/Kconfig"
-source "board/freescale/t208xqds/Kconfig"
 source "board/freescale/t208xrdb/Kconfig"
 source "board/freescale/t4qds/Kconfig"
 source "board/freescale/t4rdb/Kconfig"
diff --git a/board/freescale/t208xqds/Kconfig b/board/freescale/t208xqds/Kconfig
deleted file mode 100644
index 5a435c2695..00
--- a/board/freescale/t208xqds/Kconfig
+++ /dev/null
@@ -1,14 +0,0 @@
-if TARGET_T2080QDS || TARGET_T2081QDS
-
-config SYS_BOARD
-   default "t208xqds"
-
-config SYS_VENDOR
-   default "freescale"
-
-config SYS_CONFIG_NAME
-   default "T208xQDS"
-
-source "board/freescale/common/Kconfig"
-
-endif
diff --git a/board/freescale/t208xqds/MAINTAINERS 

[PATCH 14/24] arm: Remove configs/T1040D4RDB_NAND_defconfig board

2020-05-27 Thread Jagan Teki
This board has not been converted to CONFIG_DM_SPI by the deadline.

Remove it.

Patch-cc: Priyanka Jain 
Patch-cc: Priyanka Jain 
Patch-cc: Ruchika Gupta 
Patch-cc: Sumit Garg 
Signed-off-by: Jagan Teki 
---
 arch/powerpc/cpu/mpc85xx/Kconfig  |   1 -
 board/freescale/t104xrdb/Kconfig  |  16 -
 board/freescale/t104xrdb/MAINTAINERS  |  38 -
 board/freescale/t104xrdb/Makefile |  16 -
 board/freescale/t104xrdb/README   | 386 -
 board/freescale/t104xrdb/cpld.c   | 115 ---
 board/freescale/t104xrdb/cpld.h   |  46 -
 board/freescale/t104xrdb/ddr.c| 145 
 board/freescale/t104xrdb/ddr.h|  56 --
 board/freescale/t104xrdb/diu.c|  84 --
 board/freescale/t104xrdb/eth.c| 154 
 board/freescale/t104xrdb/law.c|  31 -
 board/freescale/t104xrdb/pci.c|  25 -
 board/freescale/t104xrdb/spl.c| 142 ---
 board/freescale/t104xrdb/t1040_nand_rcw.cfg   |   7 -
 board/freescale/t104xrdb/t1040_sd_rcw.cfg |   7 -
 board/freescale/t104xrdb/t1040_spi_rcw.cfg|   7 -
 board/freescale/t104xrdb/t1040d4_nand_rcw.cfg |   7 -
 board/freescale/t104xrdb/t1040d4_sd_rcw.cfg   |   7 -
 board/freescale/t104xrdb/t1040d4_spi_rcw.cfg  |   7 -
 board/freescale/t104xrdb/t1042_nand_rcw.cfg   |   7 -
 .../freescale/t104xrdb/t1042_pi_nand_rcw.cfg  |   7 -
 board/freescale/t104xrdb/t1042_pi_sd_rcw.cfg  |   7 -
 board/freescale/t104xrdb/t1042_pi_spi_rcw.cfg |   7 -
 board/freescale/t104xrdb/t1042_sd_rcw.cfg |   7 -
 board/freescale/t104xrdb/t1042_spi_rcw.cfg|   7 -
 board/freescale/t104xrdb/t1042d4_nand_rcw.cfg |   7 -
 board/freescale/t104xrdb/t1042d4_sd_rcw.cfg   |   7 -
 board/freescale/t104xrdb/t1042d4_spi_rcw.cfg  |   7 -
 board/freescale/t104xrdb/t104x_pbi.cfg|  36 -
 board/freescale/t104xrdb/t104x_pbi_sb.cfg |  38 -
 board/freescale/t104xrdb/t104xrdb.c   | 161 
 board/freescale/t104xrdb/t104xrdb.h   |  12 -
 board/freescale/t104xrdb/tlb.c| 131 ---
 configs/T1040D4RDB_NAND_defconfig |  75 --
 configs/T1040D4RDB_SDCARD_defconfig   |  72 --
 configs/T1040D4RDB_SECURE_BOOT_defconfig  |  61 --
 configs/T1040D4RDB_SPIFLASH_defconfig |  75 --
 configs/T1040D4RDB_defconfig  |  59 --
 configs/T1040RDB_NAND_defconfig   |  76 --
 configs/T1040RDB_SDCARD_defconfig |  73 --
 configs/T1040RDB_SECURE_BOOT_defconfig|  62 --
 configs/T1040RDB_SPIFLASH_defconfig   |  76 --
 configs/T1040RDB_defconfig|  60 --
 configs/T1042D4RDB_NAND_defconfig |  86 --
 configs/T1042D4RDB_SDCARD_defconfig   |  83 --
 configs/T1042D4RDB_SECURE_BOOT_defconfig  |  64 --
 configs/T1042D4RDB_SPIFLASH_defconfig |  86 --
 configs/T1042D4RDB_defconfig  |  71 --
 .../T1042RDB_PI_NAND_SECURE_BOOT_defconfig|  85 --
 configs/T1042RDB_PI_NAND_defconfig|  80 --
 configs/T1042RDB_PI_SDCARD_defconfig  |  77 --
 configs/T1042RDB_PI_SPIFLASH_defconfig|  80 --
 configs/T1042RDB_PI_defconfig |  64 --
 configs/T1042RDB_SECURE_BOOT_defconfig|  61 --
 configs/T1042RDB_defconfig|  59 --
 include/configs/T104xRDB.h| 813 --
 57 files changed, 4136 deletions(-)
 delete mode 100644 board/freescale/t104xrdb/Kconfig
 delete mode 100644 board/freescale/t104xrdb/MAINTAINERS
 delete mode 100644 board/freescale/t104xrdb/Makefile
 delete mode 100644 board/freescale/t104xrdb/README
 delete mode 100644 board/freescale/t104xrdb/cpld.c
 delete mode 100644 board/freescale/t104xrdb/cpld.h
 delete mode 100644 board/freescale/t104xrdb/ddr.c
 delete mode 100644 board/freescale/t104xrdb/ddr.h
 delete mode 100644 board/freescale/t104xrdb/diu.c
 delete mode 100644 board/freescale/t104xrdb/eth.c
 delete mode 100644 board/freescale/t104xrdb/law.c
 delete mode 100644 board/freescale/t104xrdb/pci.c
 delete mode 100644 board/freescale/t104xrdb/spl.c
 delete mode 100644 board/freescale/t104xrdb/t1040_nand_rcw.cfg
 delete mode 100644 board/freescale/t104xrdb/t1040_sd_rcw.cfg
 delete mode 100644 board/freescale/t104xrdb/t1040_spi_rcw.cfg
 delete mode 100644 board/freescale/t104xrdb/t1040d4_nand_rcw.cfg
 delete mode 100644 board/freescale/t104xrdb/t1040d4_sd_rcw.cfg
 delete mode 100644 board/freescale/t104xrdb/t1040d4_spi_rcw.cfg
 delete mode 100644 board/freescale/t104xrdb/t1042_nand_rcw.cfg
 delete mode 100644 board/freescale/t104xrdb/t1042_pi_nand_rcw.cfg
 delete mode 100644 board/freescale/t104xrdb/t1042_pi_sd_rcw.cfg
 delete mode 100644 board/freescale/t104xrdb/t1042_pi_spi_rcw.cfg
 delete mode 100644 board/freescale/t104xrdb/t1042_sd_rcw.cfg
 delete mode 100644 board/freescale/t104xrdb/t1042_spi_rcw.cfg
 delete mode 100644 board/freescale/t104xrdb/t1042d4_nand_rcw.cfg
 delete mode 100644 

[PATCH 11/24] arm: Remove configs/P3041DS_NAND_SECURE_BOOT_defconfig board

2020-05-27 Thread Jagan Teki
This board has not been converted to CONFIG_DM_SPI by the deadline.

Remove it.

Patch-cc: Ruchika Gupta 
Signed-off-by: Jagan Teki 
---
 arch/powerpc/cpu/mpc85xx/Kconfig|   1 -
 board/freescale/corenet_ds/Kconfig  |  59 --
 board/freescale/corenet_ds/MAINTAINERS  |  37 -
 board/freescale/corenet_ds/Makefile |  16 -
 board/freescale/corenet_ds/corenet_ds.c | 215 --
 board/freescale/corenet_ds/corenet_ds.h |  12 -
 board/freescale/corenet_ds/ddr.c| 286 
 board/freescale/corenet_ds/eth_hydra.c  | 520 -
 board/freescale/corenet_ds/eth_p4080.c  | 483 
 board/freescale/corenet_ds/eth_superhydra.c | 771 
 board/freescale/corenet_ds/p3041ds_ddr.c|  11 -
 board/freescale/corenet_ds/p4080ds_ddr.c| 347 -
 board/freescale/corenet_ds/p5020ds_ddr.c|  15 -
 board/freescale/corenet_ds/p5040ds_ddr.c|  15 -
 board/freescale/corenet_ds/pbi.cfg  |  33 -
 board/freescale/corenet_ds/rcw_p2041rdb.cfg |  11 -
 board/freescale/corenet_ds/rcw_p3041ds.cfg  |  11 -
 board/freescale/corenet_ds/rcw_p4080ds.cfg  |  11 -
 board/freescale/corenet_ds/rcw_p5020ds.cfg  |  11 -
 board/freescale/corenet_ds/rcw_p5040ds.cfg  |  11 -
 configs/P3041DS_NAND_SECURE_BOOT_defconfig  |  59 --
 configs/P3041DS_NAND_defconfig  |  64 --
 configs/P3041DS_SDCARD_defconfig|  63 --
 configs/P3041DS_SECURE_BOOT_defconfig   |  57 --
 configs/P3041DS_SPIFLASH_defconfig  |  64 --
 configs/P3041DS_SRIO_PCIE_BOOT_defconfig|  50 --
 configs/P3041DS_defconfig   |  62 --
 configs/P4080DS_SDCARD_defconfig|  62 --
 configs/P4080DS_SECURE_BOOT_defconfig   |  56 --
 configs/P4080DS_SPIFLASH_defconfig  |  63 --
 configs/P4080DS_SRIO_PCIE_BOOT_defconfig|  48 --
 configs/P4080DS_defconfig   |  61 --
 configs/P5020DS_NAND_SECURE_BOOT_defconfig  |  60 --
 configs/P5020DS_NAND_defconfig  |  57 --
 configs/P5020DS_SDCARD_defconfig|  55 --
 configs/P5020DS_SECURE_BOOT_defconfig   |  57 --
 configs/P5020DS_SPIFLASH_defconfig  |  56 --
 configs/P5020DS_SRIO_PCIE_BOOT_defconfig|  50 --
 configs/P5020DS_defconfig   |  54 --
 configs/P5040DS_NAND_SECURE_BOOT_defconfig  |  60 --
 configs/P5040DS_NAND_defconfig  |  65 --
 configs/P5040DS_SDCARD_defconfig|  63 --
 configs/P5040DS_SECURE_BOOT_defconfig   |  57 --
 configs/P5040DS_SPIFLASH_defconfig  |  64 --
 configs/P5040DS_defconfig   |  62 --
 include/configs/P3041DS.h   |  24 -
 include/configs/P4080DS.h   |  23 -
 include/configs/P5020DS.h   |  25 -
 include/configs/P5040DS.h   |  19 -
 49 files changed, 4436 deletions(-)
 delete mode 100644 board/freescale/corenet_ds/Kconfig
 delete mode 100644 board/freescale/corenet_ds/MAINTAINERS
 delete mode 100644 board/freescale/corenet_ds/Makefile
 delete mode 100644 board/freescale/corenet_ds/corenet_ds.c
 delete mode 100644 board/freescale/corenet_ds/corenet_ds.h
 delete mode 100644 board/freescale/corenet_ds/ddr.c
 delete mode 100644 board/freescale/corenet_ds/eth_hydra.c
 delete mode 100644 board/freescale/corenet_ds/eth_p4080.c
 delete mode 100644 board/freescale/corenet_ds/eth_superhydra.c
 delete mode 100644 board/freescale/corenet_ds/p3041ds_ddr.c
 delete mode 100644 board/freescale/corenet_ds/p4080ds_ddr.c
 delete mode 100644 board/freescale/corenet_ds/p5020ds_ddr.c
 delete mode 100644 board/freescale/corenet_ds/p5040ds_ddr.c
 delete mode 100644 board/freescale/corenet_ds/pbi.cfg
 delete mode 100644 board/freescale/corenet_ds/rcw_p2041rdb.cfg
 delete mode 100644 board/freescale/corenet_ds/rcw_p3041ds.cfg
 delete mode 100644 board/freescale/corenet_ds/rcw_p4080ds.cfg
 delete mode 100644 board/freescale/corenet_ds/rcw_p5020ds.cfg
 delete mode 100644 board/freescale/corenet_ds/rcw_p5040ds.cfg
 delete mode 100644 configs/P3041DS_NAND_SECURE_BOOT_defconfig
 delete mode 100644 configs/P3041DS_NAND_defconfig
 delete mode 100644 configs/P3041DS_SDCARD_defconfig
 delete mode 100644 configs/P3041DS_SECURE_BOOT_defconfig
 delete mode 100644 configs/P3041DS_SPIFLASH_defconfig
 delete mode 100644 configs/P3041DS_SRIO_PCIE_BOOT_defconfig
 delete mode 100644 configs/P3041DS_defconfig
 delete mode 100644 configs/P4080DS_SDCARD_defconfig
 delete mode 100644 configs/P4080DS_SECURE_BOOT_defconfig
 delete mode 100644 configs/P4080DS_SPIFLASH_defconfig
 delete mode 100644 configs/P4080DS_SRIO_PCIE_BOOT_defconfig
 delete mode 100644 configs/P4080DS_defconfig
 delete mode 100644 configs/P5020DS_NAND_SECURE_BOOT_defconfig
 delete mode 100644 configs/P5020DS_NAND_defconfig
 delete mode 100644 configs/P5020DS_SDCARD_defconfig
 delete mode 100644 configs/P5020DS_SECURE_BOOT_defconfig
 delete mode 100644 configs/P5020DS_SPIFLASH_defconfig
 delete mode 100644 

[PATCH 13/24] arm: Remove configs/T1024QDS_DDR4_SECURE_BOOT_defconfig board

2020-05-27 Thread Jagan Teki
This board has not been converted to CONFIG_DM_SPI by the deadline.

Remove it.

Signed-off-by: Jagan Teki 
---
 arch/powerpc/cpu/mpc85xx/Kconfig|   1 -
 board/freescale/t102xqds/Kconfig|  14 -
 board/freescale/t102xqds/MAINTAINERS|  12 -
 board/freescale/t102xqds/Makefile   |  15 -
 board/freescale/t102xqds/README | 328 -
 board/freescale/t102xqds/ddr.c  | 195 -
 board/freescale/t102xqds/eth_t102xqds.c | 445 
 board/freescale/t102xqds/law.c  |  31 -
 board/freescale/t102xqds/pci.c  |  23 -
 board/freescale/t102xqds/spl.c  | 156 
 board/freescale/t102xqds/t1024_nand_rcw.cfg |  10 -
 board/freescale/t102xqds/t1024_pbi.cfg  |  26 -
 board/freescale/t102xqds/t1024_sd_rcw.cfg   |  10 -
 board/freescale/t102xqds/t1024_spi_rcw.cfg  |  10 -
 board/freescale/t102xqds/t102xqds.c | 497 -
 board/freescale/t102xqds/t102xqds.h |  14 -
 board/freescale/t102xqds/t102xqds_qixis.h   |  63 --
 board/freescale/t102xqds/tlb.c  | 116 ---
 configs/T1024QDS_DDR4_SECURE_BOOT_defconfig |  69 --
 configs/T1024QDS_DDR4_defconfig |  64 --
 configs/T1024QDS_NAND_defconfig |  83 ---
 configs/T1024QDS_SDCARD_defconfig   |  80 ---
 configs/T1024QDS_SECURE_BOOT_defconfig  |  70 --
 configs/T1024QDS_SPIFLASH_defconfig |  83 ---
 configs/T1024QDS_defconfig  |  67 --
 include/configs/T102xQDS.h  | 756 
 26 files changed, 3238 deletions(-)
 delete mode 100644 board/freescale/t102xqds/Kconfig
 delete mode 100644 board/freescale/t102xqds/MAINTAINERS
 delete mode 100644 board/freescale/t102xqds/Makefile
 delete mode 100644 board/freescale/t102xqds/README
 delete mode 100644 board/freescale/t102xqds/ddr.c
 delete mode 100644 board/freescale/t102xqds/eth_t102xqds.c
 delete mode 100644 board/freescale/t102xqds/law.c
 delete mode 100644 board/freescale/t102xqds/pci.c
 delete mode 100644 board/freescale/t102xqds/spl.c
 delete mode 100644 board/freescale/t102xqds/t1024_nand_rcw.cfg
 delete mode 100644 board/freescale/t102xqds/t1024_pbi.cfg
 delete mode 100644 board/freescale/t102xqds/t1024_sd_rcw.cfg
 delete mode 100644 board/freescale/t102xqds/t1024_spi_rcw.cfg
 delete mode 100644 board/freescale/t102xqds/t102xqds.c
 delete mode 100644 board/freescale/t102xqds/t102xqds.h
 delete mode 100644 board/freescale/t102xqds/t102xqds_qixis.h
 delete mode 100644 board/freescale/t102xqds/tlb.c
 delete mode 100644 configs/T1024QDS_DDR4_SECURE_BOOT_defconfig
 delete mode 100644 configs/T1024QDS_DDR4_defconfig
 delete mode 100644 configs/T1024QDS_NAND_defconfig
 delete mode 100644 configs/T1024QDS_SDCARD_defconfig
 delete mode 100644 configs/T1024QDS_SECURE_BOOT_defconfig
 delete mode 100644 configs/T1024QDS_SPIFLASH_defconfig
 delete mode 100644 configs/T1024QDS_defconfig
 delete mode 100644 include/configs/T102xQDS.h

diff --git a/arch/powerpc/cpu/mpc85xx/Kconfig b/arch/powerpc/cpu/mpc85xx/Kconfig
index deffa831dc..96ec6360c4 100644
--- a/arch/powerpc/cpu/mpc85xx/Kconfig
+++ b/arch/powerpc/cpu/mpc85xx/Kconfig
@@ -1599,7 +1599,6 @@ source "board/freescale/mpc8572ds/Kconfig"
 source "board/freescale/p1023rdb/Kconfig"
 source "board/freescale/p1_twr/Kconfig"
 source "board/freescale/qemu-ppce500/Kconfig"
-source "board/freescale/t102xqds/Kconfig"
 source "board/freescale/t1040qds/Kconfig"
 source "board/freescale/t104xrdb/Kconfig"
 source "board/freescale/t208xqds/Kconfig"
diff --git a/board/freescale/t102xqds/Kconfig b/board/freescale/t102xqds/Kconfig
deleted file mode 100644
index 87818a8d3a..00
--- a/board/freescale/t102xqds/Kconfig
+++ /dev/null
@@ -1,14 +0,0 @@
-if TARGET_T1024QDS
-
-config SYS_BOARD
-   default "t102xqds"
-
-config SYS_VENDOR
-   default "freescale"
-
-config SYS_CONFIG_NAME
-   default "T102xQDS"
-
-source "board/freescale/common/Kconfig"
-
-endif
diff --git a/board/freescale/t102xqds/MAINTAINERS 
b/board/freescale/t102xqds/MAINTAINERS
deleted file mode 100644
index 7e30e5f84b..00
--- a/board/freescale/t102xqds/MAINTAINERS
+++ /dev/null
@@ -1,12 +0,0 @@
-T102XQDS BOARD
-#M:Shengzhou Liu  
-S: Orphan (since 2018-05)
-F: board/freescale/t102xqds/
-F: include/configs/T102xQDS.h
-F: configs/T1024QDS_defconfig
-F: configs/T1024QDS_NAND_defconfig
-F: configs/T1024QDS_SDCARD_defconfig
-F: configs/T1024QDS_SPIFLASH_defconfig
-F: configs/T1024QDS_DDR4_defconfig
-F: configs/T1024QDS_SECURE_BOOT_defconfig
-F: configs/T1024QDS_DDR4_SECURE_BOOT_defconfig
diff --git a/board/freescale/t102xqds/Makefile 
b/board/freescale/t102xqds/Makefile
deleted file mode 100644
index ae872b46c3..00
--- a/board/freescale/t102xqds/Makefile
+++ /dev/null
@@ -1,15 +0,0 @@
-# SPDX-License-Identifier: GPL-2.0+
-#
-# Copyright 2014 Freescale Semiconductor, Inc.
-
-ifdef CONFIG_SPL_BUILD
-obj-y  += spl.o
-else
-obj-y  += t102xqds.o

[PATCH 12/24] arm: Remove configs/T1023RDB_NAND_defconfig board

2020-05-27 Thread Jagan Teki
This board has not been converted to CONFIG_DM_SPI by the deadline.

Remove it.

Signed-off-by: Jagan Teki 
---
 arch/powerpc/cpu/mpc85xx/Kconfig|   1 -
 board/freescale/t102xrdb/Kconfig|  14 -
 board/freescale/t102xrdb/MAINTAINERS|  15 -
 board/freescale/t102xrdb/Makefile   |  17 -
 board/freescale/t102xrdb/README | 340 -
 board/freescale/t102xrdb/cpld.c | 102 ---
 board/freescale/t102xrdb/cpld.h |  48 --
 board/freescale/t102xrdb/ddr.c  | 257 ---
 board/freescale/t102xrdb/eth_t102xrdb.c | 146 
 board/freescale/t102xrdb/law.c  |  31 -
 board/freescale/t102xrdb/pci.c  |  25 -
 board/freescale/t102xrdb/spl.c  | 143 
 board/freescale/t102xrdb/t1023_nand_rcw.cfg |   8 -
 board/freescale/t102xrdb/t1023_sd_rcw.cfg   |   8 -
 board/freescale/t102xrdb/t1023_spi_rcw.cfg  |   8 -
 board/freescale/t102xrdb/t1024_nand_rcw.cfg |   8 -
 board/freescale/t102xrdb/t1024_pbi.cfg  |  26 -
 board/freescale/t102xrdb/t1024_sd_rcw.cfg   |   8 -
 board/freescale/t102xrdb/t1024_spi_rcw.cfg  |   8 -
 board/freescale/t102xrdb/t102xrdb.c | 394 ---
 board/freescale/t102xrdb/t102xrdb.h |  15 -
 board/freescale/t102xrdb/tlb.c  | 116 
 configs/T1023RDB_NAND_defconfig |  77 ---
 configs/T1023RDB_SDCARD_defconfig   |  74 --
 configs/T1023RDB_SECURE_BOOT_defconfig  |  64 --
 configs/T1023RDB_SPIFLASH_defconfig |  77 ---
 configs/T1023RDB_defconfig  |  61 --
 configs/T1024RDB_NAND_defconfig |  86 ---
 configs/T1024RDB_SDCARD_defconfig   |  83 ---
 configs/T1024RDB_SECURE_BOOT_defconfig  |  66 --
 configs/T1024RDB_SPIFLASH_defconfig |  86 ---
 configs/T1024RDB_defconfig  |  71 --
 include/configs/T102xRDB.h  | 721 
 33 files changed, 3204 deletions(-)
 delete mode 100644 board/freescale/t102xrdb/Kconfig
 delete mode 100644 board/freescale/t102xrdb/MAINTAINERS
 delete mode 100644 board/freescale/t102xrdb/Makefile
 delete mode 100644 board/freescale/t102xrdb/README
 delete mode 100644 board/freescale/t102xrdb/cpld.c
 delete mode 100644 board/freescale/t102xrdb/cpld.h
 delete mode 100644 board/freescale/t102xrdb/ddr.c
 delete mode 100644 board/freescale/t102xrdb/eth_t102xrdb.c
 delete mode 100644 board/freescale/t102xrdb/law.c
 delete mode 100644 board/freescale/t102xrdb/pci.c
 delete mode 100644 board/freescale/t102xrdb/spl.c
 delete mode 100644 board/freescale/t102xrdb/t1023_nand_rcw.cfg
 delete mode 100644 board/freescale/t102xrdb/t1023_sd_rcw.cfg
 delete mode 100644 board/freescale/t102xrdb/t1023_spi_rcw.cfg
 delete mode 100644 board/freescale/t102xrdb/t1024_nand_rcw.cfg
 delete mode 100644 board/freescale/t102xrdb/t1024_pbi.cfg
 delete mode 100644 board/freescale/t102xrdb/t1024_sd_rcw.cfg
 delete mode 100644 board/freescale/t102xrdb/t1024_spi_rcw.cfg
 delete mode 100644 board/freescale/t102xrdb/t102xrdb.c
 delete mode 100644 board/freescale/t102xrdb/t102xrdb.h
 delete mode 100644 board/freescale/t102xrdb/tlb.c
 delete mode 100644 configs/T1023RDB_NAND_defconfig
 delete mode 100644 configs/T1023RDB_SDCARD_defconfig
 delete mode 100644 configs/T1023RDB_SECURE_BOOT_defconfig
 delete mode 100644 configs/T1023RDB_SPIFLASH_defconfig
 delete mode 100644 configs/T1023RDB_defconfig
 delete mode 100644 configs/T1024RDB_NAND_defconfig
 delete mode 100644 configs/T1024RDB_SDCARD_defconfig
 delete mode 100644 configs/T1024RDB_SECURE_BOOT_defconfig
 delete mode 100644 configs/T1024RDB_SPIFLASH_defconfig
 delete mode 100644 configs/T1024RDB_defconfig
 delete mode 100644 include/configs/T102xRDB.h

diff --git a/arch/powerpc/cpu/mpc85xx/Kconfig b/arch/powerpc/cpu/mpc85xx/Kconfig
index 1511691974..deffa831dc 100644
--- a/arch/powerpc/cpu/mpc85xx/Kconfig
+++ b/arch/powerpc/cpu/mpc85xx/Kconfig
@@ -1600,7 +1600,6 @@ source "board/freescale/p1023rdb/Kconfig"
 source "board/freescale/p1_twr/Kconfig"
 source "board/freescale/qemu-ppce500/Kconfig"
 source "board/freescale/t102xqds/Kconfig"
-source "board/freescale/t102xrdb/Kconfig"
 source "board/freescale/t1040qds/Kconfig"
 source "board/freescale/t104xrdb/Kconfig"
 source "board/freescale/t208xqds/Kconfig"
diff --git a/board/freescale/t102xrdb/Kconfig b/board/freescale/t102xrdb/Kconfig
deleted file mode 100644
index 6deeb248a3..00
--- a/board/freescale/t102xrdb/Kconfig
+++ /dev/null
@@ -1,14 +0,0 @@
-if TARGET_T1023RDB || TARGET_T1024RDB
-
-config SYS_BOARD
-   default "t102xrdb"
-
-config SYS_VENDOR
-   default "freescale"
-
-config SYS_CONFIG_NAME
-   default "T102xRDB"
-
-source "board/freescale/common/Kconfig"
-
-endif
diff --git a/board/freescale/t102xrdb/MAINTAINERS 
b/board/freescale/t102xrdb/MAINTAINERS
deleted file mode 100644
index 6c24f7785c..00
--- a/board/freescale/t102xrdb/MAINTAINERS
+++ /dev/null
@@ -1,15 +0,0 @@
-T102XRDB BOARD
-#M:Shengzhou Liu 

[PATCH 07/24] arm: Remove configs/P1010RDB-PA_36BIT_NAND_SECBOOT_defconfig board

2020-05-27 Thread Jagan Teki
This board has not been converted to CONFIG_DM_SPI by the deadline.

Remove it.

Patch-cc: Qiang Zhao 
Signed-off-by: Jagan Teki 
---
 arch/powerpc/cpu/mpc85xx/Kconfig  |   1 -
 board/freescale/p1010rdb/Kconfig  |  14 -
 board/freescale/p1010rdb/MAINTAINERS  |  33 -
 board/freescale/p1010rdb/Makefile |  24 -
 board/freescale/p1010rdb/README.P1010RDB-PA   | 208 -
 board/freescale/p1010rdb/README.P1010RDB-PB   | 188 -
 board/freescale/p1010rdb/ddr.c| 235 --
 board/freescale/p1010rdb/law.c|  16 -
 board/freescale/p1010rdb/p1010rdb.c   | 731 -
 board/freescale/p1010rdb/spl.c| 114 ---
 board/freescale/p1010rdb/spl_minimal.c|  65 --
 board/freescale/p1010rdb/tlb.c|  90 --
 .../P1010RDB-PA_36BIT_NAND_SECBOOT_defconfig  |  63 --
 configs/P1010RDB-PA_36BIT_NAND_defconfig  |  85 --
 .../P1010RDB-PA_36BIT_NOR_SECBOOT_defconfig   |  62 --
 configs/P1010RDB-PA_36BIT_NOR_defconfig   |  67 --
 configs/P1010RDB-PA_36BIT_SDCARD_defconfig|  79 --
 ...010RDB-PA_36BIT_SPIFLASH_SECBOOT_defconfig |  64 --
 configs/P1010RDB-PA_36BIT_SPIFLASH_defconfig  |  81 --
 configs/P1010RDB-PA_NAND_SECBOOT_defconfig|  62 --
 configs/P1010RDB-PA_NAND_defconfig|  84 --
 configs/P1010RDB-PA_NOR_SECBOOT_defconfig |  60 --
 configs/P1010RDB-PA_NOR_defconfig |  66 --
 configs/P1010RDB-PA_SDCARD_defconfig  |  78 --
 .../P1010RDB-PA_SPIFLASH_SECBOOT_defconfig|  63 --
 configs/P1010RDB-PA_SPIFLASH_defconfig|  80 --
 .../P1010RDB-PB_36BIT_NAND_SECBOOT_defconfig  |  63 --
 configs/P1010RDB-PB_36BIT_NAND_defconfig  |  85 --
 .../P1010RDB-PB_36BIT_NOR_SECBOOT_defconfig   |  62 --
 configs/P1010RDB-PB_36BIT_NOR_defconfig   |  67 --
 configs/P1010RDB-PB_36BIT_SDCARD_defconfig|  79 --
 ...010RDB-PB_36BIT_SPIFLASH_SECBOOT_defconfig |  64 --
 configs/P1010RDB-PB_36BIT_SPIFLASH_defconfig  |  81 --
 configs/P1010RDB-PB_NAND_SECBOOT_defconfig|  62 --
 configs/P1010RDB-PB_NAND_defconfig|  84 --
 configs/P1010RDB-PB_NOR_SECBOOT_defconfig |  61 --
 configs/P1010RDB-PB_NOR_defconfig |  66 --
 configs/P1010RDB-PB_SDCARD_defconfig  |  78 --
 .../P1010RDB-PB_SPIFLASH_SECBOOT_defconfig|  63 --
 configs/P1010RDB-PB_SPIFLASH_defconfig|  80 --
 include/configs/P1010RDB.h| 766 --
 41 files changed, 4474 deletions(-)
 delete mode 100644 board/freescale/p1010rdb/Kconfig
 delete mode 100644 board/freescale/p1010rdb/MAINTAINERS
 delete mode 100644 board/freescale/p1010rdb/Makefile
 delete mode 100644 board/freescale/p1010rdb/README.P1010RDB-PA
 delete mode 100644 board/freescale/p1010rdb/README.P1010RDB-PB
 delete mode 100644 board/freescale/p1010rdb/ddr.c
 delete mode 100644 board/freescale/p1010rdb/law.c
 delete mode 100644 board/freescale/p1010rdb/p1010rdb.c
 delete mode 100644 board/freescale/p1010rdb/spl.c
 delete mode 100644 board/freescale/p1010rdb/spl_minimal.c
 delete mode 100644 board/freescale/p1010rdb/tlb.c
 delete mode 100644 configs/P1010RDB-PA_36BIT_NAND_SECBOOT_defconfig
 delete mode 100644 configs/P1010RDB-PA_36BIT_NAND_defconfig
 delete mode 100644 configs/P1010RDB-PA_36BIT_NOR_SECBOOT_defconfig
 delete mode 100644 configs/P1010RDB-PA_36BIT_NOR_defconfig
 delete mode 100644 configs/P1010RDB-PA_36BIT_SDCARD_defconfig
 delete mode 100644 configs/P1010RDB-PA_36BIT_SPIFLASH_SECBOOT_defconfig
 delete mode 100644 configs/P1010RDB-PA_36BIT_SPIFLASH_defconfig
 delete mode 100644 configs/P1010RDB-PA_NAND_SECBOOT_defconfig
 delete mode 100644 configs/P1010RDB-PA_NAND_defconfig
 delete mode 100644 configs/P1010RDB-PA_NOR_SECBOOT_defconfig
 delete mode 100644 configs/P1010RDB-PA_NOR_defconfig
 delete mode 100644 configs/P1010RDB-PA_SDCARD_defconfig
 delete mode 100644 configs/P1010RDB-PA_SPIFLASH_SECBOOT_defconfig
 delete mode 100644 configs/P1010RDB-PA_SPIFLASH_defconfig
 delete mode 100644 configs/P1010RDB-PB_36BIT_NAND_SECBOOT_defconfig
 delete mode 100644 configs/P1010RDB-PB_36BIT_NAND_defconfig
 delete mode 100644 configs/P1010RDB-PB_36BIT_NOR_SECBOOT_defconfig
 delete mode 100644 configs/P1010RDB-PB_36BIT_NOR_defconfig
 delete mode 100644 configs/P1010RDB-PB_36BIT_SDCARD_defconfig
 delete mode 100644 configs/P1010RDB-PB_36BIT_SPIFLASH_SECBOOT_defconfig
 delete mode 100644 configs/P1010RDB-PB_36BIT_SPIFLASH_defconfig
 delete mode 100644 configs/P1010RDB-PB_NAND_SECBOOT_defconfig
 delete mode 100644 configs/P1010RDB-PB_NAND_defconfig
 delete mode 100644 configs/P1010RDB-PB_NOR_SECBOOT_defconfig
 delete mode 100644 configs/P1010RDB-PB_NOR_defconfig
 delete mode 100644 configs/P1010RDB-PB_SDCARD_defconfig
 delete mode 100644 configs/P1010RDB-PB_SPIFLASH_SECBOOT_defconfig
 delete mode 100644 configs/P1010RDB-PB_SPIFLASH_defconfig
 delete mode 100644 include/configs/P1010RDB.h

diff --git a/arch/powerpc/cpu/mpc85xx/Kconfig b/arch/powerpc/cpu/mpc85xx/Kconfig

[PATCH 01/24] arm: Remove configs/B4420QDS_NAND_defconfig board

2020-05-27 Thread Jagan Teki
This board has not been converted to CONFIG_DM_SPI by the deadline.

Remove it.

Patch-cc: Ashish Kumar 
Patch-cc: Ruchika Gupta 
Signed-off-by: Jagan Teki 
---
 arch/powerpc/cpu/mpc85xx/Kconfig  |1 -
 board/freescale/b4860qds/Kconfig  |   14 -
 board/freescale/b4860qds/MAINTAINERS  |   17 -
 board/freescale/b4860qds/Makefile |   16 -
 board/freescale/b4860qds/b4860qds.c   | 1274 -
 board/freescale/b4860qds/b4860qds.h   |   12 -
 .../b4860qds/b4860qds_crossbar_con.h  |   72 -
 board/freescale/b4860qds/b4860qds_qixis.h |   28 -
 board/freescale/b4860qds/b4_pbi.cfg   |   30 -
 board/freescale/b4860qds/b4_rcw.cfg   |7 -
 board/freescale/b4860qds/ddr.c|  267 
 board/freescale/b4860qds/eth_b4860qds.c   |  454 --
 board/freescale/b4860qds/law.c|   28 -
 board/freescale/b4860qds/pci.c|   23 -
 board/freescale/b4860qds/spl.c|  119 --
 board/freescale/b4860qds/tlb.c|  154 --
 configs/B4420QDS_NAND_defconfig   |   69 -
 configs/B4420QDS_SPIFLASH_defconfig   |   55 -
 configs/B4420QDS_defconfig|   53 -
 configs/B4860QDS_NAND_defconfig   |   69 -
 configs/B4860QDS_SECURE_BOOT_defconfig|   56 -
 configs/B4860QDS_SPIFLASH_defconfig   |   55 -
 configs/B4860QDS_SRIO_PCIE_BOOT_defconfig |   49 -
 configs/B4860QDS_defconfig|   53 -
 include/configs/B4860QDS.h|  759 --
 25 files changed, 3734 deletions(-)
 delete mode 100644 board/freescale/b4860qds/Kconfig
 delete mode 100644 board/freescale/b4860qds/MAINTAINERS
 delete mode 100644 board/freescale/b4860qds/Makefile
 delete mode 100644 board/freescale/b4860qds/b4860qds.c
 delete mode 100644 board/freescale/b4860qds/b4860qds.h
 delete mode 100644 board/freescale/b4860qds/b4860qds_crossbar_con.h
 delete mode 100644 board/freescale/b4860qds/b4860qds_qixis.h
 delete mode 100644 board/freescale/b4860qds/b4_pbi.cfg
 delete mode 100644 board/freescale/b4860qds/b4_rcw.cfg
 delete mode 100644 board/freescale/b4860qds/ddr.c
 delete mode 100644 board/freescale/b4860qds/eth_b4860qds.c
 delete mode 100644 board/freescale/b4860qds/law.c
 delete mode 100644 board/freescale/b4860qds/pci.c
 delete mode 100644 board/freescale/b4860qds/spl.c
 delete mode 100644 board/freescale/b4860qds/tlb.c
 delete mode 100644 configs/B4420QDS_NAND_defconfig
 delete mode 100644 configs/B4420QDS_SPIFLASH_defconfig
 delete mode 100644 configs/B4420QDS_defconfig
 delete mode 100644 configs/B4860QDS_NAND_defconfig
 delete mode 100644 configs/B4860QDS_SECURE_BOOT_defconfig
 delete mode 100644 configs/B4860QDS_SPIFLASH_defconfig
 delete mode 100644 configs/B4860QDS_SRIO_PCIE_BOOT_defconfig
 delete mode 100644 configs/B4860QDS_defconfig
 delete mode 100644 include/configs/B4860QDS.h

diff --git a/arch/powerpc/cpu/mpc85xx/Kconfig b/arch/powerpc/cpu/mpc85xx/Kconfig
index 6fc6ea8fef..dca83f4408 100644
--- a/arch/powerpc/cpu/mpc85xx/Kconfig
+++ b/arch/powerpc/cpu/mpc85xx/Kconfig
@@ -1589,7 +1589,6 @@ config SYS_FSL_LBC_CLK_DIV
Defines divider of platform clock(clock input to
eLBC controller).
 
-source "board/freescale/b4860qds/Kconfig"
 source "board/freescale/bsc9131rdb/Kconfig"
 source "board/freescale/bsc9132qds/Kconfig"
 source "board/freescale/c29xpcie/Kconfig"
diff --git a/board/freescale/b4860qds/Kconfig b/board/freescale/b4860qds/Kconfig
deleted file mode 100644
index 9bb667ab4f..00
--- a/board/freescale/b4860qds/Kconfig
+++ /dev/null
@@ -1,14 +0,0 @@
-if TARGET_B4860QDS || TARGET_B4420QDS
-
-config SYS_BOARD
-   default "b4860qds"
-
-config SYS_VENDOR
-   default "freescale"
-
-config SYS_CONFIG_NAME
-   default "B4860QDS"
-
-source "board/freescale/common/Kconfig"
-
-endif
diff --git a/board/freescale/b4860qds/MAINTAINERS 
b/board/freescale/b4860qds/MAINTAINERS
deleted file mode 100644
index 34ac099e44..00
--- a/board/freescale/b4860qds/MAINTAINERS
+++ /dev/null
@@ -1,17 +0,0 @@
-B4860QDS BOARD
-M: Ashish Kumar 
-S: Maintained
-F: board/freescale/b4860qds/
-F: include/configs/B4860QDS.h
-F: configs/B4420QDS_defconfig
-F: configs/B4420QDS_NAND_defconfig
-F: configs/B4420QDS_SPIFLASH_defconfig
-F: configs/B4860QDS_defconfig
-F: configs/B4860QDS_NAND_defconfig
-F: configs/B4860QDS_SPIFLASH_defconfig
-F: configs/B4860QDS_SRIO_PCIE_BOOT_defconfig
-
-B4860QDS_SECURE_BOOT BOARD
-M: Ruchika Gupta 
-S: Maintained
-F: configs/B4860QDS_SECURE_BOOT_defconfig
diff --git a/board/freescale/b4860qds/Makefile 
b/board/freescale/b4860qds/Makefile
deleted file mode 100644
index c0ba2c0168..00
--- a/board/freescale/b4860qds/Makefile
+++ /dev/null
@@ -1,16 +0,0 @@
-# SPDX-License-Identifier: GPL-2.0+
-#
-# Copyright 2012 Freescale Semiconductor, Inc.
-
-ifdef CONFIG_SPL_BUILD
-obj-y  += 

[PATCH 19/24] arm: Remove configs/T4160RDB_defconfig board

2020-05-27 Thread Jagan Teki
This board has not been converted to CONFIG_DM_SPI by the deadline.

Remove it.

Signed-off-by: Jagan Teki 
---
 arch/powerpc/cpu/mpc85xx/Kconfig|   1 -
 board/freescale/t4rdb/Kconfig   |  14 -
 board/freescale/t4rdb/MAINTAINERS   |   8 -
 board/freescale/t4rdb/Makefile  |  19 -
 board/freescale/t4rdb/cpld.c| 129 --
 board/freescale/t4rdb/cpld.h|  48 --
 board/freescale/t4rdb/ddr.c | 127 --
 board/freescale/t4rdb/ddr.h |  77 
 board/freescale/t4rdb/eth.c | 152 ---
 board/freescale/t4rdb/law.c |  30 --
 board/freescale/t4rdb/pci.c |  25 -
 board/freescale/t4rdb/spl.c |  99 
 board/freescale/t4rdb/t4240rdb.c| 150 --
 board/freescale/t4rdb/t4_pbi.cfg|  27 --
 board/freescale/t4rdb/t4_sd_rcw.cfg |   7 -
 board/freescale/t4rdb/t4rdb.h   |  17 -
 board/freescale/t4rdb/tlb.c | 123 -
 configs/T4160RDB_defconfig  |  54 ---
 configs/T4240RDB_SDCARD_defconfig   |  74 ---
 configs/T4240RDB_defconfig  |  62 ---
 include/configs/T4240RDB.h  | 681 
 21 files changed, 1924 deletions(-)
 delete mode 100644 board/freescale/t4rdb/Kconfig
 delete mode 100644 board/freescale/t4rdb/MAINTAINERS
 delete mode 100644 board/freescale/t4rdb/Makefile
 delete mode 100644 board/freescale/t4rdb/cpld.c
 delete mode 100644 board/freescale/t4rdb/cpld.h
 delete mode 100644 board/freescale/t4rdb/ddr.c
 delete mode 100644 board/freescale/t4rdb/ddr.h
 delete mode 100644 board/freescale/t4rdb/eth.c
 delete mode 100644 board/freescale/t4rdb/law.c
 delete mode 100644 board/freescale/t4rdb/pci.c
 delete mode 100644 board/freescale/t4rdb/spl.c
 delete mode 100644 board/freescale/t4rdb/t4240rdb.c
 delete mode 100644 board/freescale/t4rdb/t4_pbi.cfg
 delete mode 100644 board/freescale/t4rdb/t4_sd_rcw.cfg
 delete mode 100644 board/freescale/t4rdb/t4rdb.h
 delete mode 100644 board/freescale/t4rdb/tlb.c
 delete mode 100644 configs/T4160RDB_defconfig
 delete mode 100644 configs/T4240RDB_SDCARD_defconfig
 delete mode 100644 configs/T4240RDB_defconfig
 delete mode 100644 include/configs/T4240RDB.h

diff --git a/arch/powerpc/cpu/mpc85xx/Kconfig b/arch/powerpc/cpu/mpc85xx/Kconfig
index b429e41515..337bf83835 100644
--- a/arch/powerpc/cpu/mpc85xx/Kconfig
+++ b/arch/powerpc/cpu/mpc85xx/Kconfig
@@ -1599,7 +1599,6 @@ source "board/freescale/mpc8572ds/Kconfig"
 source "board/freescale/p1023rdb/Kconfig"
 source "board/freescale/p1_twr/Kconfig"
 source "board/freescale/qemu-ppce500/Kconfig"
-source "board/freescale/t4rdb/Kconfig"
 source "board/gdsys/p1022/Kconfig"
 source "board/keymile/Kconfig"
 source "board/sbc8548/Kconfig"
diff --git a/board/freescale/t4rdb/Kconfig b/board/freescale/t4rdb/Kconfig
deleted file mode 100644
index a94a57e7fe..00
--- a/board/freescale/t4rdb/Kconfig
+++ /dev/null
@@ -1,14 +0,0 @@
-if TARGET_T4160RDB || TARGET_T4240RDB
-
-config SYS_BOARD
-   default "t4rdb"
-
-config SYS_VENDOR
-   default "freescale"
-
-config SYS_CONFIG_NAME
-   default "T4240RDB"
-
-source "board/freescale/common/Kconfig"
-
-endif
diff --git a/board/freescale/t4rdb/MAINTAINERS 
b/board/freescale/t4rdb/MAINTAINERS
deleted file mode 100644
index 4ba5c3a546..00
--- a/board/freescale/t4rdb/MAINTAINERS
+++ /dev/null
@@ -1,8 +0,0 @@
-T4RDB BOARD
-#M:Chunhe Lan 
-S: Orphan (since 2018-05)
-F: board/freescale/t4rdb/
-F: include/configs/T4240RDB.h
-F: configs/T4160RDB_defconfig
-F: configs/T4240RDB_defconfig
-F: configs/T4240RDB_SDCARD_defconfig
diff --git a/board/freescale/t4rdb/Makefile b/board/freescale/t4rdb/Makefile
deleted file mode 100644
index 209983a24b..00
--- a/board/freescale/t4rdb/Makefile
+++ /dev/null
@@ -1,19 +0,0 @@
-#
-# Copyright 2014 Freescale Semiconductor, Inc.
-#
-# SPDX-License-Identifier: GPL-2.0+
-#
-
-ifdef CONFIG_SPL_BUILD
-obj-y  += spl.o
-else
-obj-$(CONFIG_TARGET_T4160RDB)  += t4240rdb.o
-obj-$(CONFIG_TARGET_T4240RDB)  += t4240rdb.o
-obj-y  += cpld.o
-obj-y  += eth.o
-obj-$(CONFIG_PCI)  += pci.o
-endif
-
-obj-y  += ddr.o
-obj-y  += law.o
-obj-y  += tlb.o
diff --git a/board/freescale/t4rdb/cpld.c b/board/freescale/t4rdb/cpld.c
deleted file mode 100644
index d484509bc2..00
--- a/board/freescale/t4rdb/cpld.c
+++ /dev/null
@@ -1,129 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/**
- * Copyright 2014 Freescale Semiconductor
- *
- * Author: Chunhe Lan 
- *
- * This file provides support for the board-specific CPLD used on some 
Freescale
- * reference boards.
- *
- * The following macros need to be defined:
- *
- * CONFIG_SYS_CPLD_BASE - The virtual address of the base of the
- * CPLD register map
- *
- */
-
-#include 
-#include 
-#include 
-
-#include "cpld.h"
-
-u8 cpld_read(unsigned int reg)
-{
-   void *p = (void *)CONFIG_SYS_CPLD_BASE;
-
-   return in_8(p + reg);
-}
-
-void cpld_write(unsigned int reg, u8 value)
-{
-   void *p = (void 

[PATCH 15/24] arm: Remove configs/T1040QDS_DDR4_defconfig board

2020-05-27 Thread Jagan Teki
This board has not been converted to CONFIG_DM_SPI by the deadline.

Remove it.

Patch-cc: Poonam Aggrwal 
Patch-cc: Ruchika Gupta 
Signed-off-by: Jagan Teki 
---
 arch/powerpc/cpu/mpc85xx/Kconfig  |   1 -
 board/freescale/t1040qds/Kconfig  |  14 -
 board/freescale/t1040qds/MAINTAINERS  |  12 -
 board/freescale/t1040qds/Makefile |  11 -
 board/freescale/t1040qds/README   | 169 --
 board/freescale/t1040qds/ddr.c| 142 -
 board/freescale/t1040qds/ddr.h|  52 --
 board/freescale/t1040qds/diu.c|  98 
 board/freescale/t1040qds/eth.c| 592 ---
 board/freescale/t1040qds/law.c|  31 -
 board/freescale/t1040qds/pci.c|  23 -
 board/freescale/t1040qds/t1040_pbi.cfg|  27 -
 board/freescale/t1040qds/t1040_rcw.cfg|   7 -
 board/freescale/t1040qds/t1040qds.c   | 305 --
 board/freescale/t1040qds/t1040qds.h   |  14 -
 board/freescale/t1040qds/t1040qds_qixis.h |  51 --
 board/freescale/t1040qds/tlb.c| 107 
 configs/T1040QDS_DDR4_defconfig   |  67 ---
 configs/T1040QDS_SECURE_BOOT_defconfig|  70 ---
 configs/T1040QDS_defconfig|  68 ---
 include/configs/T1040QDS.h| 667 --
 21 files changed, 2528 deletions(-)
 delete mode 100644 board/freescale/t1040qds/Kconfig
 delete mode 100644 board/freescale/t1040qds/MAINTAINERS
 delete mode 100644 board/freescale/t1040qds/Makefile
 delete mode 100644 board/freescale/t1040qds/README
 delete mode 100644 board/freescale/t1040qds/ddr.c
 delete mode 100644 board/freescale/t1040qds/ddr.h
 delete mode 100644 board/freescale/t1040qds/diu.c
 delete mode 100644 board/freescale/t1040qds/eth.c
 delete mode 100644 board/freescale/t1040qds/law.c
 delete mode 100644 board/freescale/t1040qds/pci.c
 delete mode 100644 board/freescale/t1040qds/t1040_pbi.cfg
 delete mode 100644 board/freescale/t1040qds/t1040_rcw.cfg
 delete mode 100644 board/freescale/t1040qds/t1040qds.c
 delete mode 100644 board/freescale/t1040qds/t1040qds.h
 delete mode 100644 board/freescale/t1040qds/t1040qds_qixis.h
 delete mode 100644 board/freescale/t1040qds/tlb.c
 delete mode 100644 configs/T1040QDS_DDR4_defconfig
 delete mode 100644 configs/T1040QDS_SECURE_BOOT_defconfig
 delete mode 100644 configs/T1040QDS_defconfig
 delete mode 100644 include/configs/T1040QDS.h

diff --git a/arch/powerpc/cpu/mpc85xx/Kconfig b/arch/powerpc/cpu/mpc85xx/Kconfig
index 657bd929b3..35a1b29ef8 100644
--- a/arch/powerpc/cpu/mpc85xx/Kconfig
+++ b/arch/powerpc/cpu/mpc85xx/Kconfig
@@ -1599,7 +1599,6 @@ source "board/freescale/mpc8572ds/Kconfig"
 source "board/freescale/p1023rdb/Kconfig"
 source "board/freescale/p1_twr/Kconfig"
 source "board/freescale/qemu-ppce500/Kconfig"
-source "board/freescale/t1040qds/Kconfig"
 source "board/freescale/t208xqds/Kconfig"
 source "board/freescale/t208xrdb/Kconfig"
 source "board/freescale/t4qds/Kconfig"
diff --git a/board/freescale/t1040qds/Kconfig b/board/freescale/t1040qds/Kconfig
deleted file mode 100644
index ec3ff0c1ec..00
--- a/board/freescale/t1040qds/Kconfig
+++ /dev/null
@@ -1,14 +0,0 @@
-if TARGET_T1040QDS
-
-config SYS_BOARD
-   default "t1040qds"
-
-config SYS_VENDOR
-   default "freescale"
-
-config SYS_CONFIG_NAME
-   default "T1040QDS"
-
-source "board/freescale/common/Kconfig"
-
-endif
diff --git a/board/freescale/t1040qds/MAINTAINERS 
b/board/freescale/t1040qds/MAINTAINERS
deleted file mode 100644
index 1e276e3db9..00
--- a/board/freescale/t1040qds/MAINTAINERS
+++ /dev/null
@@ -1,12 +0,0 @@
-T1040QDS BOARD
-M: Poonam Aggrwal 
-S: Maintained
-F: board/freescale/t1040qds/
-F: include/configs/T1040QDS.h
-F: configs/T1040QDS_defconfig
-F: configs/T1040QDS_DDR4_defconfig
-
-T1040QDS_SECURE_BOOT BOARD
-M: Ruchika Gupta 
-S: Maintained
-F: configs/T1040QDS_SECURE_BOOT_defconfig
diff --git a/board/freescale/t1040qds/Makefile 
b/board/freescale/t1040qds/Makefile
deleted file mode 100644
index e10a54af88..00
--- a/board/freescale/t1040qds/Makefile
+++ /dev/null
@@ -1,11 +0,0 @@
-# SPDX-License-Identifier: GPL-2.0+
-#
-# Copyright 2013 Freescale Semiconductor, Inc.
-
-obj-y  += t1040qds.o
-obj-y  += ddr.o
-obj-$(CONFIG_PCI) += pci.o
-obj-y  += law.o
-obj-y  += tlb.o
-obj-y  += eth.o
-obj-y  += diu.o
diff --git a/board/freescale/t1040qds/README b/board/freescale/t1040qds/README
deleted file mode 100644
index 6c5ffc07f8..00
--- a/board/freescale/t1040qds/README
+++ /dev/null
@@ -1,169 +0,0 @@
-Overview
-
-The T1040QDS is a Freescale reference board that hosts the T1040 SoC
-(and variants).
-
-T1040 SoC Overview
---
-The QorIQ T1040/T1042 processor support four integrated 64-bit e5500 PA
-processor cores with high-performance data path acceleration architecture
-and network peripheral interfaces required for networking & telecommunications.
-
-The T1040/T1042 SoC includes the 

[PATCH 17/24] arm: Remove configs/T2080RDB_NAND_defconfig board

2020-05-27 Thread Jagan Teki
This board has not been converted to CONFIG_DM_SPI by the deadline.

Remove it.

Patch-cc: Shengzhou Liu 
Patch-cc: Ruchika Gupta 
Signed-off-by: Jagan Teki 
---
 arch/powerpc/cpu/mpc85xx/Kconfig|   1 -
 board/freescale/t208xrdb/Kconfig|  14 -
 board/freescale/t208xrdb/MAINTAINERS|  15 -
 board/freescale/t208xrdb/Makefile   |  16 -
 board/freescale/t208xrdb/README | 283 
 board/freescale/t208xrdb/cpld.c |  70 --
 board/freescale/t208xrdb/cpld.h |  44 --
 board/freescale/t208xrdb/ddr.c  | 118 
 board/freescale/t208xrdb/ddr.h  |  46 --
 board/freescale/t208xrdb/eth_t208xrdb.c | 107 ---
 board/freescale/t208xrdb/law.c  |  33 -
 board/freescale/t208xrdb/pci.c  |  25 -
 board/freescale/t208xrdb/spl.c  | 112 ---
 board/freescale/t208xrdb/t2080_nand_rcw.cfg |  19 -
 board/freescale/t208xrdb/t2080_pbi.cfg  |  40 --
 board/freescale/t208xrdb/t2080_sd_rcw.cfg   |  19 -
 board/freescale/t208xrdb/t2080_spi_rcw.cfg  |  19 -
 board/freescale/t208xrdb/t208xrdb.c | 142 
 board/freescale/t208xrdb/t208xrdb.h |  12 -
 board/freescale/t208xrdb/tlb.c  | 152 -
 configs/T2080RDB_NAND_defconfig |  84 ---
 configs/T2080RDB_SDCARD_defconfig   |  81 ---
 configs/T2080RDB_SECURE_BOOT_defconfig  |  63 --
 configs/T2080RDB_SPIFLASH_defconfig |  84 ---
 configs/T2080RDB_SRIO_PCIE_BOOT_defconfig   |  53 --
 configs/T2080RDB_defconfig  |  68 --
 include/configs/T208xRDB.h  | 717 
 27 files changed, 2437 deletions(-)
 delete mode 100644 board/freescale/t208xrdb/Kconfig
 delete mode 100644 board/freescale/t208xrdb/MAINTAINERS
 delete mode 100644 board/freescale/t208xrdb/Makefile
 delete mode 100644 board/freescale/t208xrdb/README
 delete mode 100644 board/freescale/t208xrdb/cpld.c
 delete mode 100644 board/freescale/t208xrdb/cpld.h
 delete mode 100644 board/freescale/t208xrdb/ddr.c
 delete mode 100644 board/freescale/t208xrdb/ddr.h
 delete mode 100644 board/freescale/t208xrdb/eth_t208xrdb.c
 delete mode 100644 board/freescale/t208xrdb/law.c
 delete mode 100644 board/freescale/t208xrdb/pci.c
 delete mode 100644 board/freescale/t208xrdb/spl.c
 delete mode 100644 board/freescale/t208xrdb/t2080_nand_rcw.cfg
 delete mode 100644 board/freescale/t208xrdb/t2080_pbi.cfg
 delete mode 100644 board/freescale/t208xrdb/t2080_sd_rcw.cfg
 delete mode 100644 board/freescale/t208xrdb/t2080_spi_rcw.cfg
 delete mode 100644 board/freescale/t208xrdb/t208xrdb.c
 delete mode 100644 board/freescale/t208xrdb/t208xrdb.h
 delete mode 100644 board/freescale/t208xrdb/tlb.c
 delete mode 100644 configs/T2080RDB_NAND_defconfig
 delete mode 100644 configs/T2080RDB_SDCARD_defconfig
 delete mode 100644 configs/T2080RDB_SECURE_BOOT_defconfig
 delete mode 100644 configs/T2080RDB_SPIFLASH_defconfig
 delete mode 100644 configs/T2080RDB_SRIO_PCIE_BOOT_defconfig
 delete mode 100644 configs/T2080RDB_defconfig
 delete mode 100644 include/configs/T208xRDB.h

diff --git a/arch/powerpc/cpu/mpc85xx/Kconfig b/arch/powerpc/cpu/mpc85xx/Kconfig
index edccf3698c..82c5a51f48 100644
--- a/arch/powerpc/cpu/mpc85xx/Kconfig
+++ b/arch/powerpc/cpu/mpc85xx/Kconfig
@@ -1599,7 +1599,6 @@ source "board/freescale/mpc8572ds/Kconfig"
 source "board/freescale/p1023rdb/Kconfig"
 source "board/freescale/p1_twr/Kconfig"
 source "board/freescale/qemu-ppce500/Kconfig"
-source "board/freescale/t208xrdb/Kconfig"
 source "board/freescale/t4qds/Kconfig"
 source "board/freescale/t4rdb/Kconfig"
 source "board/gdsys/p1022/Kconfig"
diff --git a/board/freescale/t208xrdb/Kconfig b/board/freescale/t208xrdb/Kconfig
deleted file mode 100644
index 6f0b012bab..00
--- a/board/freescale/t208xrdb/Kconfig
+++ /dev/null
@@ -1,14 +0,0 @@
-if TARGET_T2080RDB
-
-config SYS_BOARD
-   default "t208xrdb"
-
-config SYS_VENDOR
-   default "freescale"
-
-config SYS_CONFIG_NAME
-   default "T208xRDB"
-
-source "board/freescale/common/Kconfig"
-
-endif
diff --git a/board/freescale/t208xrdb/MAINTAINERS 
b/board/freescale/t208xrdb/MAINTAINERS
deleted file mode 100644
index f894f77b73..00
--- a/board/freescale/t208xrdb/MAINTAINERS
+++ /dev/null
@@ -1,15 +0,0 @@
-T208XRDB BOARD
-M: Shengzhou Liu 
-S: Maintained
-F: board/freescale/t208xrdb/
-F: include/configs/T208xRDB.h
-F: configs/T2080RDB_defconfig
-F: configs/T2080RDB_NAND_defconfig
-F: configs/T2080RDB_SDCARD_defconfig
-F: configs/T2080RDB_SPIFLASH_defconfig
-F: configs/T2080RDB_SRIO_PCIE_BOOT_defconfig
-
-T2080RDB_SECURE_BOOT BOARD
-M: Ruchika Gupta 
-S: Maintained
-F: configs/T2080RDB_SECURE_BOOT_defconfig
diff --git a/board/freescale/t208xrdb/Makefile 
b/board/freescale/t208xrdb/Makefile
deleted file mode 100644
index 25ea66a024..00
--- a/board/freescale/t208xrdb/Makefile
+++ /dev/null
@@ -1,16 +0,0 @@
-#
-# Copyright 2014 Freescale 

[PATCH 10/24] arm: Remove configs/P2041RDB_NAND_defconfig board

2020-05-27 Thread Jagan Teki
This board has not been converted to CONFIG_DM_SPI by the deadline.

Remove it.

Signed-off-by: Jagan Teki 
---
 arch/powerpc/cpu/mpc85xx/Kconfig  |   1 -
 board/freescale/p2041rdb/Kconfig  |  14 -
 board/freescale/p2041rdb/MAINTAINERS  |  11 -
 board/freescale/p2041rdb/Makefile |  10 -
 board/freescale/p2041rdb/README   | 141 --
 board/freescale/p2041rdb/cpld.c   | 157 --
 board/freescale/p2041rdb/cpld.h   |  54 --
 board/freescale/p2041rdb/ddr.c| 143 --
 board/freescale/p2041rdb/eth.c| 201 
 board/freescale/p2041rdb/p2041rdb.c   | 244 -
 configs/P2041RDB_NAND_defconfig   |  64 ---
 configs/P2041RDB_SDCARD_defconfig |  63 ---
 configs/P2041RDB_SECURE_BOOT_defconfig|  57 ---
 configs/P2041RDB_SPIFLASH_defconfig   |  64 ---
 configs/P2041RDB_SRIO_PCIE_BOOT_defconfig |  50 --
 configs/P2041RDB_defconfig|  62 ---
 include/configs/P2041RDB.h| 585 --
 17 files changed, 1921 deletions(-)
 delete mode 100644 board/freescale/p2041rdb/Kconfig
 delete mode 100644 board/freescale/p2041rdb/MAINTAINERS
 delete mode 100644 board/freescale/p2041rdb/Makefile
 delete mode 100644 board/freescale/p2041rdb/README
 delete mode 100644 board/freescale/p2041rdb/cpld.c
 delete mode 100644 board/freescale/p2041rdb/cpld.h
 delete mode 100644 board/freescale/p2041rdb/ddr.c
 delete mode 100644 board/freescale/p2041rdb/eth.c
 delete mode 100644 board/freescale/p2041rdb/p2041rdb.c
 delete mode 100644 configs/P2041RDB_NAND_defconfig
 delete mode 100644 configs/P2041RDB_SDCARD_defconfig
 delete mode 100644 configs/P2041RDB_SECURE_BOOT_defconfig
 delete mode 100644 configs/P2041RDB_SPIFLASH_defconfig
 delete mode 100644 configs/P2041RDB_SRIO_PCIE_BOOT_defconfig
 delete mode 100644 configs/P2041RDB_defconfig
 delete mode 100644 include/configs/P2041RDB.h

diff --git a/arch/powerpc/cpu/mpc85xx/Kconfig b/arch/powerpc/cpu/mpc85xx/Kconfig
index 331adbf712..a776aa5e64 100644
--- a/arch/powerpc/cpu/mpc85xx/Kconfig
+++ b/arch/powerpc/cpu/mpc85xx/Kconfig
@@ -1599,7 +1599,6 @@ source "board/freescale/mpc8569mds/Kconfig"
 source "board/freescale/mpc8572ds/Kconfig"
 source "board/freescale/p1023rdb/Kconfig"
 source "board/freescale/p1_twr/Kconfig"
-source "board/freescale/p2041rdb/Kconfig"
 source "board/freescale/qemu-ppce500/Kconfig"
 source "board/freescale/t102xqds/Kconfig"
 source "board/freescale/t102xrdb/Kconfig"
diff --git a/board/freescale/p2041rdb/Kconfig b/board/freescale/p2041rdb/Kconfig
deleted file mode 100644
index 7e187dde72..00
--- a/board/freescale/p2041rdb/Kconfig
+++ /dev/null
@@ -1,14 +0,0 @@
-if TARGET_P2041RDB
-
-config SYS_BOARD
-   default "p2041rdb"
-
-config SYS_VENDOR
-   default "freescale"
-
-config SYS_CONFIG_NAME
-   default "P2041RDB"
-
-source "board/freescale/common/Kconfig"
-
-endif
diff --git a/board/freescale/p2041rdb/MAINTAINERS 
b/board/freescale/p2041rdb/MAINTAINERS
deleted file mode 100644
index d93cb0bebb..00
--- a/board/freescale/p2041rdb/MAINTAINERS
+++ /dev/null
@@ -1,11 +0,0 @@
-P2041RDB BOARD
-#M:-
-S: Maintained
-F: board/freescale/p2041rdb/
-F: include/configs/P2041RDB.h
-F: configs/P2041RDB_defconfig
-F: configs/P2041RDB_NAND_defconfig
-F: configs/P2041RDB_SDCARD_defconfig
-F: configs/P2041RDB_SECURE_BOOT_defconfig
-F: configs/P2041RDB_SPIFLASH_defconfig
-F: configs/P2041RDB_SRIO_PCIE_BOOT_defconfig
diff --git a/board/freescale/p2041rdb/Makefile 
b/board/freescale/p2041rdb/Makefile
deleted file mode 100644
index ebd0982b5d..00
--- a/board/freescale/p2041rdb/Makefile
+++ /dev/null
@@ -1,10 +0,0 @@
-# SPDX-License-Identifier: GPL-2.0+
-#
-# Copyright 2011 Freescale Semiconductor, Inc.
-# (C) Copyright 2001-2006
-# Wolfgang Denk, DENX Software Engineering, w...@denx.de.
-
-obj-y  += p2041rdb.o
-obj-y  += cpld.o
-obj-y  += ddr.o
-obj-y  += eth.o
diff --git a/board/freescale/p2041rdb/README b/board/freescale/p2041rdb/README
deleted file mode 100644
index 79f77e4961..00
--- a/board/freescale/p2041rdb/README
+++ /dev/null
@@ -1,141 +0,0 @@
-Overview
-=
-The P2041 Processor combines four Power Architecture processor cores
-with high-performance datapath acceleration architecture(DPAA), CoreNet
-fabric infrastructure, as well as network and peripheral bus interfaces
-required for networking, telecom/datacom, wireless infrastructure, and
-military/aerospace applications.
-
-P2041RDB board is a quad core platform supporting the P2041 processor
-of QorIQ DPAA series.
-
-Boot from NOR flash
-===
-1. Build image
-   make P2041RDB_config
-   make all
-
-2. Program image
-   => tftp 100 u-boot.bin
-   => protect off all
-   => erase eff4 efff
-   => cp.b 100 eff4 c
-
-3. Program RCW
-   => tftp 100 rcw.bin
-   => protect off all
-   => erase e800 e801
-   

[PATCH 09/24] arm: Remove configs/P1022DS_36BIT_NAND_defconfig board

2020-05-27 Thread Jagan Teki
This board has not been converted to CONFIG_DM_SPI by the deadline.

Remove it.

Patch-cc: Timur Tabi 
Signed-off-by: Jagan Teki 
---
 arch/powerpc/cpu/mpc85xx/Kconfig |   1 -
 board/freescale/p1022ds/Kconfig  |  12 -
 board/freescale/p1022ds/MAINTAINERS  |  13 -
 board/freescale/p1022ds/Makefile |  25 -
 board/freescale/p1022ds/README   |  23 -
 board/freescale/p1022ds/ddr.c| 106 
 board/freescale/p1022ds/diu.c| 478 --
 board/freescale/p1022ds/law.c|  18 -
 board/freescale/p1022ds/p1022ds.c| 364 --
 board/freescale/p1022ds/spl.c| 131 -
 board/freescale/p1022ds/spl_minimal.c|  71 ---
 board/freescale/p1022ds/tlb.c| 101 
 configs/P1022DS_36BIT_NAND_defconfig |  80 ---
 configs/P1022DS_36BIT_SDCARD_defconfig   |  74 ---
 configs/P1022DS_36BIT_SPIFLASH_defconfig |  76 ---
 configs/P1022DS_36BIT_defconfig  |  62 ---
 configs/P1022DS_NAND_defconfig   |  79 ---
 configs/P1022DS_SDCARD_defconfig |  73 ---
 configs/P1022DS_SPIFLASH_defconfig   |  75 ---
 configs/P1022DS_defconfig|  61 ---
 include/configs/P1022DS.h| 593 ---
 21 files changed, 2516 deletions(-)
 delete mode 100644 board/freescale/p1022ds/Kconfig
 delete mode 100644 board/freescale/p1022ds/MAINTAINERS
 delete mode 100644 board/freescale/p1022ds/Makefile
 delete mode 100644 board/freescale/p1022ds/README
 delete mode 100644 board/freescale/p1022ds/ddr.c
 delete mode 100644 board/freescale/p1022ds/diu.c
 delete mode 100644 board/freescale/p1022ds/law.c
 delete mode 100644 board/freescale/p1022ds/p1022ds.c
 delete mode 100644 board/freescale/p1022ds/spl.c
 delete mode 100644 board/freescale/p1022ds/spl_minimal.c
 delete mode 100644 board/freescale/p1022ds/tlb.c
 delete mode 100644 configs/P1022DS_36BIT_NAND_defconfig
 delete mode 100644 configs/P1022DS_36BIT_SDCARD_defconfig
 delete mode 100644 configs/P1022DS_36BIT_SPIFLASH_defconfig
 delete mode 100644 configs/P1022DS_36BIT_defconfig
 delete mode 100644 configs/P1022DS_NAND_defconfig
 delete mode 100644 configs/P1022DS_SDCARD_defconfig
 delete mode 100644 configs/P1022DS_SPIFLASH_defconfig
 delete mode 100644 configs/P1022DS_defconfig
 delete mode 100644 include/configs/P1022DS.h

diff --git a/arch/powerpc/cpu/mpc85xx/Kconfig b/arch/powerpc/cpu/mpc85xx/Kconfig
index dbb991319b..331adbf712 100644
--- a/arch/powerpc/cpu/mpc85xx/Kconfig
+++ b/arch/powerpc/cpu/mpc85xx/Kconfig
@@ -1597,7 +1597,6 @@ source "board/freescale/mpc8555cds/Kconfig"
 source "board/freescale/mpc8568mds/Kconfig"
 source "board/freescale/mpc8569mds/Kconfig"
 source "board/freescale/mpc8572ds/Kconfig"
-source "board/freescale/p1022ds/Kconfig"
 source "board/freescale/p1023rdb/Kconfig"
 source "board/freescale/p1_twr/Kconfig"
 source "board/freescale/p2041rdb/Kconfig"
diff --git a/board/freescale/p1022ds/Kconfig b/board/freescale/p1022ds/Kconfig
deleted file mode 100644
index f1792de8e3..00
--- a/board/freescale/p1022ds/Kconfig
+++ /dev/null
@@ -1,12 +0,0 @@
-if TARGET_P1022DS
-
-config SYS_BOARD
-   default "p1022ds"
-
-config SYS_VENDOR
-   default "freescale"
-
-config SYS_CONFIG_NAME
-   default "P1022DS"
-
-endif
diff --git a/board/freescale/p1022ds/MAINTAINERS 
b/board/freescale/p1022ds/MAINTAINERS
deleted file mode 100644
index 62256c3703..00
--- a/board/freescale/p1022ds/MAINTAINERS
+++ /dev/null
@@ -1,13 +0,0 @@
-P1022DS BOARD
-M: Timur Tabi 
-S: Maintained
-F: board/freescale/p1022ds/
-F: include/configs/P1022DS.h
-F: configs/P1022DS_defconfig
-F: configs/P1022DS_36BIT_defconfig
-F: configs/P1022DS_36BIT_NAND_defconfig
-F: configs/P1022DS_36BIT_SDCARD_defconfig
-F: configs/P1022DS_36BIT_SPIFLASH_defconfig
-F: configs/P1022DS_NAND_defconfig
-F: configs/P1022DS_SDCARD_defconfig
-F: configs/P1022DS_SPIFLASH_defconfig
diff --git a/board/freescale/p1022ds/Makefile b/board/freescale/p1022ds/Makefile
deleted file mode 100644
index 699e5b5288..00
--- a/board/freescale/p1022ds/Makefile
+++ /dev/null
@@ -1,25 +0,0 @@
-# SPDX-License-Identifier: GPL-2.0+
-#
-# Copyright 2010 Freescale Semiconductor, Inc.
-
-MINIMAL=
-
-ifdef CONFIG_SPL_BUILD
-ifdef CONFIG_SPL_INIT_MINIMAL
-MINIMAL=y
-endif
-endif
-
-ifdef MINIMAL
-obj-y  += spl_minimal.o
-else
-ifdef CONFIG_SPL_BUILD
-obj-y  += spl.o
-endif
-obj-y  += p1022ds.o
-obj-y  += ddr.o
-obj-$(CONFIG_FSL_DIU_FB) += diu.o
-endif
-
-obj-y  += law.o
-obj-y  += tlb.o
diff --git a/board/freescale/p1022ds/README b/board/freescale/p1022ds/README
deleted file mode 100644
index 04d9197074..00
--- a/board/freescale/p1022ds/README
+++ /dev/null
@@ -1,23 +0,0 @@
-Overview
-
-P1022ds is a Low End Dual core platform supporting the P1022 processor
-of QorIQ series. P1022 is an e500 based dual core SOC.
-
-
-Pin Multiplex(hwconfig setting)

-Add the 

[PATCH 05/24] arm: Remove configs/Cyrus_P5020_defconfig board

2020-05-27 Thread Jagan Teki
This board has not been converted to CONFIG_DM_SPI by the deadline.

Remove it.

Patch-cc: Andy Fleming 
Signed-off-by: Jagan Teki 
---
 arch/powerpc/cpu/mpc85xx/Kconfig |   1 -
 board/varisys/cyrus/Kconfig  |  14 -
 board/varisys/cyrus/MAINTAINERS  |   7 -
 board/varisys/cyrus/Makefile |   8 -
 board/varisys/cyrus/README   |  19 --
 board/varisys/cyrus/cyrus.c  | 117 ---
 board/varisys/cyrus/cyrus.h  |   9 -
 board/varisys/cyrus/ddr.c| 191 ---
 board/varisys/cyrus/eth.c| 100 --
 board/varisys/cyrus/law.c|  26 --
 board/varisys/cyrus/pbi.cfg  |  35 --
 board/varisys/cyrus/pci.c|  23 --
 board/varisys/cyrus/rcw_p5020_v2.cfg |  11 -
 board/varisys/cyrus/rcw_p5040.cfg|  11 -
 board/varisys/cyrus/tlb.c| 105 --
 configs/Cyrus_P5020_defconfig|  45 ---
 configs/Cyrus_P5040_defconfig|  45 ---
 include/configs/cyrus.h  | 466 ---
 18 files changed, 1233 deletions(-)
 delete mode 100644 board/varisys/cyrus/Kconfig
 delete mode 100644 board/varisys/cyrus/MAINTAINERS
 delete mode 100644 board/varisys/cyrus/Makefile
 delete mode 100644 board/varisys/cyrus/README
 delete mode 100644 board/varisys/cyrus/cyrus.c
 delete mode 100644 board/varisys/cyrus/cyrus.h
 delete mode 100644 board/varisys/cyrus/ddr.c
 delete mode 100644 board/varisys/cyrus/eth.c
 delete mode 100644 board/varisys/cyrus/law.c
 delete mode 100644 board/varisys/cyrus/pbi.cfg
 delete mode 100644 board/varisys/cyrus/pci.c
 delete mode 100644 board/varisys/cyrus/rcw_p5020_v2.cfg
 delete mode 100644 board/varisys/cyrus/rcw_p5040.cfg
 delete mode 100644 board/varisys/cyrus/tlb.c
 delete mode 100644 configs/Cyrus_P5020_defconfig
 delete mode 100644 configs/Cyrus_P5040_defconfig
 delete mode 100644 include/configs/cyrus.h

diff --git a/arch/powerpc/cpu/mpc85xx/Kconfig b/arch/powerpc/cpu/mpc85xx/Kconfig
index 0ba6fe6daa..f58755873c 100644
--- a/arch/powerpc/cpu/mpc85xx/Kconfig
+++ b/arch/powerpc/cpu/mpc85xx/Kconfig
@@ -1617,7 +1617,6 @@ source "board/gdsys/p1022/Kconfig"
 source "board/keymile/Kconfig"
 source "board/sbc8548/Kconfig"
 source "board/socrates/Kconfig"
-source "board/varisys/cyrus/Kconfig"
 source "board/xes/xpedite520x/Kconfig"
 source "board/xes/xpedite537x/Kconfig"
 source "board/xes/xpedite550x/Kconfig"
diff --git a/board/varisys/cyrus/Kconfig b/board/varisys/cyrus/Kconfig
deleted file mode 100644
index a0389f8fa1..00
--- a/board/varisys/cyrus/Kconfig
+++ /dev/null
@@ -1,14 +0,0 @@
-if TARGET_CYRUS_P5020 || TARGET_CYRUS_P5040
-
-config SYS_BOARD
-   default "cyrus"
-
-config SYS_VENDOR
-   default "varisys"
-
-config SYS_CONFIG_NAME
-   default "cyrus"
-
-source "board/freescale/common/Kconfig"
-
-endif
diff --git a/board/varisys/cyrus/MAINTAINERS b/board/varisys/cyrus/MAINTAINERS
deleted file mode 100644
index 53b4a886bd..00
--- a/board/varisys/cyrus/MAINTAINERS
+++ /dev/null
@@ -1,7 +0,0 @@
-Cyrus BOARD
-M: Andy Fleming 
-S: Maintained
-F: board/varisys/cyrus/
-F: include/configs/cyrus.h
-F: configs/Cyrus_P5020_defconfig
-F: configs/Cyrus_P5040_defconfig
diff --git a/board/varisys/cyrus/Makefile b/board/varisys/cyrus/Makefile
deleted file mode 100644
index 15b3fb2964..00
--- a/board/varisys/cyrus/Makefile
+++ /dev/null
@@ -1,8 +0,0 @@
-# SPDX-License-Identifier: GPL-2.0+
-
-obj-y  += $(BOARD).o
-obj-y  += ddr.o
-obj-y  += law.o
-obj-y  += tlb.o
-obj-y  += eth.o
-obj-$(CONFIG_PCI) += pci.o
diff --git a/board/varisys/cyrus/README b/board/varisys/cyrus/README
deleted file mode 100644
index 9595dcb7cc..00
--- a/board/varisys/cyrus/README
+++ /dev/null
@@ -1,19 +0,0 @@
-Rebuilding u-boot for Cyrus
-
-The Cyrus defconfigs are Cyrus_P5020_defconfig and Cyrus_P5040_defconfig.
-
-They currently disable size optimization in order to avoid a relocation
-bug in some versions of GCC. As the output size is a constant, the size
-optimization is not currently important.
-
-Cyrus boots off a microSD card in a slot on the motherboard. This requires
-that the u-boot is built for the Pre-Boot Loader on the P5020/P5040.
-In order to reflash u-boot, you must download u-boot.pbl, then write it
-onto the card. To do that from u-boot:
-
-> tftp 100 u-boot.pbl
-> mmc write 100 8 672
-
-If you want to do this via a card reader in linux:
-
-> dd if=u-boot.pbl of=/dev/sdX bs=512 oseek=8
diff --git a/board/varisys/cyrus/cyrus.c b/board/varisys/cyrus/cyrus.c
deleted file mode 100644
index a42910f600..00
--- a/board/varisys/cyrus/cyrus.c
+++ /dev/null
@@ -1,117 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Based on corenet_ds.c
- */
-
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-
-#include "cyrus.h"
-#include "../common/eeprom.h"
-
-#define 

[PATCH 03/24] arm: Remove configs/BSC9132QDS_NAND_DDRCLK100_SECURE_defconfig board

2020-05-27 Thread Jagan Teki
This board has not been converted to CONFIG_DM_SPI by the deadline.

Remove it.

Patch-cc: Naveen Burmi 
Patch-cc: Ruchika Gupta 
Signed-off-by: Jagan Teki 
---
 arch/powerpc/cpu/mpc85xx/Kconfig  |   1 -
 board/freescale/bsc9132qds/Kconfig|  14 -
 board/freescale/bsc9132qds/MAINTAINERS|  25 -
 board/freescale/bsc9132qds/Makefile   |  21 -
 board/freescale/bsc9132qds/README | 150 -
 board/freescale/bsc9132qds/bsc9132qds.c   | 432 --
 board/freescale/bsc9132qds/ddr.c  | 191 --
 board/freescale/bsc9132qds/law.c  |  28 -
 board/freescale/bsc9132qds/spl_minimal.c  | 117 
 board/freescale/bsc9132qds/tlb.c  |  91 ---
 ...BSC9132QDS_NAND_DDRCLK100_SECURE_defconfig |  66 ---
 configs/BSC9132QDS_NAND_DDRCLK100_defconfig   |  72 ---
 ...BSC9132QDS_NAND_DDRCLK133_SECURE_defconfig |  66 ---
 configs/BSC9132QDS_NAND_DDRCLK133_defconfig   |  72 ---
 .../BSC9132QDS_NOR_DDRCLK100_SECURE_defconfig |  65 ---
 configs/BSC9132QDS_NOR_DDRCLK100_defconfig|  63 --
 .../BSC9132QDS_NOR_DDRCLK133_SECURE_defconfig |  65 ---
 configs/BSC9132QDS_NOR_DDRCLK133_defconfig|  63 --
 ...C9132QDS_SDCARD_DDRCLK100_SECURE_defconfig |  66 ---
 configs/BSC9132QDS_SDCARD_DDRCLK100_defconfig |  63 --
 ...C9132QDS_SDCARD_DDRCLK133_SECURE_defconfig |  66 ---
 configs/BSC9132QDS_SDCARD_DDRCLK133_defconfig |  63 --
 ...132QDS_SPIFLASH_DDRCLK100_SECURE_defconfig |  66 ---
 .../BSC9132QDS_SPIFLASH_DDRCLK100_defconfig   |  64 --
 ...132QDS_SPIFLASH_DDRCLK133_SECURE_defconfig |  66 ---
 .../BSC9132QDS_SPIFLASH_DDRCLK133_defconfig   |  64 --
 include/configs/BSC9132QDS.h  | 548 --
 27 files changed, 2668 deletions(-)
 delete mode 100644 board/freescale/bsc9132qds/Kconfig
 delete mode 100644 board/freescale/bsc9132qds/MAINTAINERS
 delete mode 100644 board/freescale/bsc9132qds/Makefile
 delete mode 100644 board/freescale/bsc9132qds/README
 delete mode 100644 board/freescale/bsc9132qds/bsc9132qds.c
 delete mode 100644 board/freescale/bsc9132qds/ddr.c
 delete mode 100644 board/freescale/bsc9132qds/law.c
 delete mode 100644 board/freescale/bsc9132qds/spl_minimal.c
 delete mode 100644 board/freescale/bsc9132qds/tlb.c
 delete mode 100644 configs/BSC9132QDS_NAND_DDRCLK100_SECURE_defconfig
 delete mode 100644 configs/BSC9132QDS_NAND_DDRCLK100_defconfig
 delete mode 100644 configs/BSC9132QDS_NAND_DDRCLK133_SECURE_defconfig
 delete mode 100644 configs/BSC9132QDS_NAND_DDRCLK133_defconfig
 delete mode 100644 configs/BSC9132QDS_NOR_DDRCLK100_SECURE_defconfig
 delete mode 100644 configs/BSC9132QDS_NOR_DDRCLK100_defconfig
 delete mode 100644 configs/BSC9132QDS_NOR_DDRCLK133_SECURE_defconfig
 delete mode 100644 configs/BSC9132QDS_NOR_DDRCLK133_defconfig
 delete mode 100644 configs/BSC9132QDS_SDCARD_DDRCLK100_SECURE_defconfig
 delete mode 100644 configs/BSC9132QDS_SDCARD_DDRCLK100_defconfig
 delete mode 100644 configs/BSC9132QDS_SDCARD_DDRCLK133_SECURE_defconfig
 delete mode 100644 configs/BSC9132QDS_SDCARD_DDRCLK133_defconfig
 delete mode 100644 configs/BSC9132QDS_SPIFLASH_DDRCLK100_SECURE_defconfig
 delete mode 100644 configs/BSC9132QDS_SPIFLASH_DDRCLK100_defconfig
 delete mode 100644 configs/BSC9132QDS_SPIFLASH_DDRCLK133_SECURE_defconfig
 delete mode 100644 configs/BSC9132QDS_SPIFLASH_DDRCLK133_defconfig
 delete mode 100644 include/configs/BSC9132QDS.h

diff --git a/arch/powerpc/cpu/mpc85xx/Kconfig b/arch/powerpc/cpu/mpc85xx/Kconfig
index bb59943232..5ca4a6e8ba 100644
--- a/arch/powerpc/cpu/mpc85xx/Kconfig
+++ b/arch/powerpc/cpu/mpc85xx/Kconfig
@@ -1589,7 +1589,6 @@ config SYS_FSL_LBC_CLK_DIV
Defines divider of platform clock(clock input to
eLBC controller).
 
-source "board/freescale/bsc9132qds/Kconfig"
 source "board/freescale/c29xpcie/Kconfig"
 source "board/freescale/corenet_ds/Kconfig"
 source "board/freescale/mpc8536ds/Kconfig"
diff --git a/board/freescale/bsc9132qds/Kconfig 
b/board/freescale/bsc9132qds/Kconfig
deleted file mode 100644
index e5499e6129..00
--- a/board/freescale/bsc9132qds/Kconfig
+++ /dev/null
@@ -1,14 +0,0 @@
-if TARGET_BSC9132QDS
-
-config SYS_BOARD
-   default "bsc9132qds"
-
-config SYS_VENDOR
-   default "freescale"
-
-config SYS_CONFIG_NAME
-   default "BSC9132QDS"
-
-source "board/freescale/common/Kconfig"
-
-endif
diff --git a/board/freescale/bsc9132qds/MAINTAINERS 
b/board/freescale/bsc9132qds/MAINTAINERS
deleted file mode 100644
index 95abe3d408..00
--- a/board/freescale/bsc9132qds/MAINTAINERS
+++ /dev/null
@@ -1,25 +0,0 @@
-BSC9132QDS BOARD
-M: Naveen Burmi 
-S: Maintained
-F: board/freescale/bsc9132qds/
-F: include/configs/BSC9132QDS.h
-F: configs/BSC9132QDS_NAND_DDRCLK100_defconfig
-F: configs/BSC9132QDS_NAND_DDRCLK133_defconfig
-F: configs/BSC9132QDS_NOR_DDRCLK100_defconfig
-F: configs/BSC9132QDS_NOR_DDRCLK133_defconfig
-F: configs/BSC9132QDS_SDCARD_DDRCLK100_defconfig
-F: 

[PATCH 04/24] arm: Remove configs/C29XPCIE_NAND_defconfig board

2020-05-27 Thread Jagan Teki
This board has not been converted to CONFIG_DM_SPI by the deadline.

Remove it.

Patch-cc: Po Liu 
Signed-off-by: Jagan Teki 
---
 arch/powerpc/cpu/mpc85xx/Kconfig|   1 -
 board/freescale/c29xpcie/Kconfig|  14 -
 board/freescale/c29xpcie/MAINTAINERS|  10 -
 board/freescale/c29xpcie/Makefile   |  25 --
 board/freescale/c29xpcie/README | 100 -
 board/freescale/c29xpcie/c29xpcie.c | 159 ---
 board/freescale/c29xpcie/cpld.c | 133 --
 board/freescale/c29xpcie/cpld.h |  39 --
 board/freescale/c29xpcie/ddr.c  | 106 -
 board/freescale/c29xpcie/law.c  |  18 -
 board/freescale/c29xpcie/spl.c  |  81 
 board/freescale/c29xpcie/spl_minimal.c  |  63 ---
 board/freescale/c29xpcie/tlb.c  |  84 
 configs/C29XPCIE_NAND_defconfig |  70 
 configs/C29XPCIE_NOR_SECBOOT_defconfig  |  55 ---
 configs/C29XPCIE_SPIFLASH_SECBOOT_defconfig |  57 ---
 configs/C29XPCIE_SPIFLASH_defconfig |  55 ---
 configs/C29XPCIE_defconfig  |  53 ---
 include/configs/C29XPCIE.h  | 443 
 19 files changed, 1566 deletions(-)
 delete mode 100644 board/freescale/c29xpcie/Kconfig
 delete mode 100644 board/freescale/c29xpcie/MAINTAINERS
 delete mode 100644 board/freescale/c29xpcie/Makefile
 delete mode 100644 board/freescale/c29xpcie/README
 delete mode 100644 board/freescale/c29xpcie/c29xpcie.c
 delete mode 100644 board/freescale/c29xpcie/cpld.c
 delete mode 100644 board/freescale/c29xpcie/cpld.h
 delete mode 100644 board/freescale/c29xpcie/ddr.c
 delete mode 100644 board/freescale/c29xpcie/law.c
 delete mode 100644 board/freescale/c29xpcie/spl.c
 delete mode 100644 board/freescale/c29xpcie/spl_minimal.c
 delete mode 100644 board/freescale/c29xpcie/tlb.c
 delete mode 100644 configs/C29XPCIE_NAND_defconfig
 delete mode 100644 configs/C29XPCIE_NOR_SECBOOT_defconfig
 delete mode 100644 configs/C29XPCIE_SPIFLASH_SECBOOT_defconfig
 delete mode 100644 configs/C29XPCIE_SPIFLASH_defconfig
 delete mode 100644 configs/C29XPCIE_defconfig
 delete mode 100644 include/configs/C29XPCIE.h

diff --git a/arch/powerpc/cpu/mpc85xx/Kconfig b/arch/powerpc/cpu/mpc85xx/Kconfig
index 5ca4a6e8ba..0ba6fe6daa 100644
--- a/arch/powerpc/cpu/mpc85xx/Kconfig
+++ b/arch/powerpc/cpu/mpc85xx/Kconfig
@@ -1589,7 +1589,6 @@ config SYS_FSL_LBC_CLK_DIV
Defines divider of platform clock(clock input to
eLBC controller).
 
-source "board/freescale/c29xpcie/Kconfig"
 source "board/freescale/corenet_ds/Kconfig"
 source "board/freescale/mpc8536ds/Kconfig"
 source "board/freescale/mpc8541cds/Kconfig"
diff --git a/board/freescale/c29xpcie/Kconfig b/board/freescale/c29xpcie/Kconfig
deleted file mode 100644
index 51e25c39df..00
--- a/board/freescale/c29xpcie/Kconfig
+++ /dev/null
@@ -1,14 +0,0 @@
-if TARGET_C29XPCIE
-
-config SYS_BOARD
-   default "c29xpcie"
-
-config SYS_VENDOR
-   default "freescale"
-
-config SYS_CONFIG_NAME
-   default "C29XPCIE"
-
-source "board/freescale/common/Kconfig"
-
-endif
diff --git a/board/freescale/c29xpcie/MAINTAINERS 
b/board/freescale/c29xpcie/MAINTAINERS
deleted file mode 100644
index 44af12cdbe..00
--- a/board/freescale/c29xpcie/MAINTAINERS
+++ /dev/null
@@ -1,10 +0,0 @@
-C29XPCIE BOARD
-M: Po Liu 
-S: Maintained
-F: board/freescale/c29xpcie/
-F: include/configs/C29XPCIE.h
-F: configs/C29XPCIE_defconfig
-F: configs/C29XPCIE_NAND_defconfig
-F: configs/C29XPCIE_SPIFLASH_defconfig
-F: configs/C29XPCIE_NOR_SECBOOT_defconfig
-F: configs/C29XPCIE_SPIFLASH_SECBOOT_defconfig
diff --git a/board/freescale/c29xpcie/Makefile 
b/board/freescale/c29xpcie/Makefile
deleted file mode 100644
index 2a9c1be802..00
--- a/board/freescale/c29xpcie/Makefile
+++ /dev/null
@@ -1,25 +0,0 @@
-# SPDX-License-Identifier: GPL-2.0+
-#
-# Copyright 2013 Freescale Semiconductor, Inc.
-#
-
-MINIMAL=
-ifdef CONFIG_SPL_BUILD
-ifdef CONFIG_SPL_INIT_MINIMAL
-MINIMAL=y
-endif
-endif
-
-ifdef MINIMAL
-obj-y  += spl_minimal.o
-else
-ifdef CONFIG_SPL_BUILD
-obj-y  += spl.o
-endif
-obj-y  += c29xpcie.o
-obj-y  += cpld.o
-obj-y  += ddr.o
-endif
-
-obj-y  += law.o
-obj-y  += tlb.o
diff --git a/board/freescale/c29xpcie/README b/board/freescale/c29xpcie/README
deleted file mode 100644
index 2e249cbb3a..00
--- a/board/freescale/c29xpcie/README
+++ /dev/null
@@ -1,100 +0,0 @@
-Overview
-=
-C29XPCIE board is a series of Freescale PCIe add-in cards to perform
-as public key crypto accelerator or secure key management module.
-It includes C293PCIE board, C293PCIE board and C291PCIE board.
-The Freescale C29x family is a high performance crypto co-processor.
-It combines a single e500v2 core with necessary SEC engines.
-(maximum core frequency 1000/1200 MHz).
-
-The C29xPCIE board features are as follows:
-Memory subsystem:
-   - 512Mbyte unbuffered DDR3 SDRAM 

[PATCH 06/24] arm: Remove configs/MPC8536DS_36BIT_defconfig board

2020-05-27 Thread Jagan Teki
This board has not been converted to CONFIG_DM_SPI by the deadline.

Remove it.

Patch-cc: Priyanka Jain 
Signed-off-by: Jagan Teki 
---
 arch/powerpc/cpu/mpc85xx/Kconfig  |   1 -
 board/freescale/mpc8536ds/Kconfig |  12 -
 board/freescale/mpc8536ds/MAINTAINERS |   9 -
 board/freescale/mpc8536ds/Makefile|  10 -
 board/freescale/mpc8536ds/README  | 127 -
 board/freescale/mpc8536ds/ddr.c   |  59 ---
 board/freescale/mpc8536ds/law.c   |  19 -
 board/freescale/mpc8536ds/mpc8536ds.c | 293 
 board/freescale/mpc8536ds/tlb.c   |  70 ---
 configs/MPC8536DS_36BIT_defconfig |  61 ---
 configs/MPC8536DS_SDCARD_defconfig|  60 ---
 configs/MPC8536DS_SPIFLASH_defconfig  |  61 ---
 configs/MPC8536DS_defconfig   |  60 ---
 include/configs/MPC8536DS.h   | 642 --
 14 files changed, 1484 deletions(-)
 delete mode 100644 board/freescale/mpc8536ds/Kconfig
 delete mode 100644 board/freescale/mpc8536ds/MAINTAINERS
 delete mode 100644 board/freescale/mpc8536ds/Makefile
 delete mode 100644 board/freescale/mpc8536ds/README
 delete mode 100644 board/freescale/mpc8536ds/ddr.c
 delete mode 100644 board/freescale/mpc8536ds/law.c
 delete mode 100644 board/freescale/mpc8536ds/mpc8536ds.c
 delete mode 100644 board/freescale/mpc8536ds/tlb.c
 delete mode 100644 configs/MPC8536DS_36BIT_defconfig
 delete mode 100644 configs/MPC8536DS_SDCARD_defconfig
 delete mode 100644 configs/MPC8536DS_SPIFLASH_defconfig
 delete mode 100644 configs/MPC8536DS_defconfig
 delete mode 100644 include/configs/MPC8536DS.h

diff --git a/arch/powerpc/cpu/mpc85xx/Kconfig b/arch/powerpc/cpu/mpc85xx/Kconfig
index f58755873c..1842d71f24 100644
--- a/arch/powerpc/cpu/mpc85xx/Kconfig
+++ b/arch/powerpc/cpu/mpc85xx/Kconfig
@@ -1590,7 +1590,6 @@ config SYS_FSL_LBC_CLK_DIV
eLBC controller).
 
 source "board/freescale/corenet_ds/Kconfig"
-source "board/freescale/mpc8536ds/Kconfig"
 source "board/freescale/mpc8541cds/Kconfig"
 source "board/freescale/mpc8544ds/Kconfig"
 source "board/freescale/mpc8548cds/Kconfig"
diff --git a/board/freescale/mpc8536ds/Kconfig 
b/board/freescale/mpc8536ds/Kconfig
deleted file mode 100644
index 1a6a9d4598..00
--- a/board/freescale/mpc8536ds/Kconfig
+++ /dev/null
@@ -1,12 +0,0 @@
-if TARGET_MPC8536DS
-
-config SYS_BOARD
-   default "mpc8536ds"
-
-config SYS_VENDOR
-   default "freescale"
-
-config SYS_CONFIG_NAME
-   default "MPC8536DS"
-
-endif
diff --git a/board/freescale/mpc8536ds/MAINTAINERS 
b/board/freescale/mpc8536ds/MAINTAINERS
deleted file mode 100644
index 5ce5164e49..00
--- a/board/freescale/mpc8536ds/MAINTAINERS
+++ /dev/null
@@ -1,9 +0,0 @@
-MPC8536DS BOARD
-M: Priyanka Jain 
-S: Maintained
-F: board/freescale/mpc8536ds/
-F: include/configs/MPC8536DS.h
-F: configs/MPC8536DS_defconfig
-F: configs/MPC8536DS_36BIT_defconfig
-F: configs/MPC8536DS_SDCARD_defconfig
-F: configs/MPC8536DS_SPIFLASH_defconfig
diff --git a/board/freescale/mpc8536ds/Makefile 
b/board/freescale/mpc8536ds/Makefile
deleted file mode 100644
index 6b936aa299..00
--- a/board/freescale/mpc8536ds/Makefile
+++ /dev/null
@@ -1,10 +0,0 @@
-# SPDX-License-Identifier: GPL-2.0+
-#
-# Copyright 2008 Freescale Semiconductor.
-# (C) Copyright 2001-2006
-# Wolfgang Denk, DENX Software Engineering, w...@denx.de.
-
-obj-y  += mpc8536ds.o
-obj-y  += ddr.o
-obj-y  += law.o
-obj-y  += tlb.o
diff --git a/board/freescale/mpc8536ds/README b/board/freescale/mpc8536ds/README
deleted file mode 100644
index 2a38bd6dda..00
--- a/board/freescale/mpc8536ds/README
+++ /dev/null
@@ -1,127 +0,0 @@
-Overview:
-=
-
-The MPC8536E integrates a PowerPC processor core with system logic
-required for imaging, networking, and communications applications.
-
-Boot from NAND:
-===
-
-The MPC8536E is capable of booting from NAND flash which uses the image
-u-boot-nand.bin. This image contains two parts: a first stage image(also
-call 4K NAND loader and a second stage image. The former is appended to
-the latter to produce u-boot-nand.bin.
-
-The bootup process can be divided into two stages: the first stage will
-configure the L2SRAM, then copy the second stage image to L2SRAM and jump
-to it. The second stage image is to configure all the hardware and boot up
-to U-Boot command line.
-
-The 4K NAND loader's code comes from the corresponding nand_spl directory,
-along with the code twisted by CONFIG_NAND_SPL. The macro CONFIG_NAND_SPL
-is mainly used to shrink the code size to the 4K size limitation.
-
-The macro CONFIG_SYS_RAMBOOT is used to control the code to produce the
-second stage image. It's set in the board config file when boot from NAND
-is selected.
-
-Build and boot steps
-
-
-1. Building image
-   make MPC8536DS_NAND_config
-   make CROSS_COMPILE=powerpc-none-linux-gnuspe- all
-
-2. Change dip-switch
-   SW2[5-8] = 1011
-   SW9[1-3] = 101
-   Note: 1 

[PATCH 02/24] arm: Remove configs/BSC9131RDB_NAND_SYSCLK100_defconfig board

2020-05-27 Thread Jagan Teki
This board has not been converted to CONFIG_DM_SPI by the deadline.

Remove it.

Patch-cc: Poonam Aggrwal 
Signed-off-by: Jagan Teki 
---
 arch/powerpc/cpu/mpc85xx/Kconfig  |   1 -
 board/freescale/bsc9131rdb/Kconfig|  12 -
 board/freescale/bsc9131rdb/MAINTAINERS|   9 -
 board/freescale/bsc9131rdb/Makefile   |  21 --
 board/freescale/bsc9131rdb/README | 151 
 board/freescale/bsc9131rdb/bsc9131rdb.c   |  82 -
 board/freescale/bsc9131rdb/ddr.c  | 170 -
 board/freescale/bsc9131rdb/law.c  |  18 -
 board/freescale/bsc9131rdb/spl_minimal.c  | 105 --
 board/freescale/bsc9131rdb/tlb.c  |  61 
 configs/BSC9131RDB_NAND_SYSCLK100_defconfig   |  64 
 configs/BSC9131RDB_NAND_defconfig |  63 
 .../BSC9131RDB_SPIFLASH_SYSCLK100_defconfig   |  56 ---
 configs/BSC9131RDB_SPIFLASH_defconfig |  56 ---
 include/configs/BSC9131RDB.h  | 337 --
 15 files changed, 1206 deletions(-)
 delete mode 100644 board/freescale/bsc9131rdb/Kconfig
 delete mode 100644 board/freescale/bsc9131rdb/MAINTAINERS
 delete mode 100644 board/freescale/bsc9131rdb/Makefile
 delete mode 100644 board/freescale/bsc9131rdb/README
 delete mode 100644 board/freescale/bsc9131rdb/bsc9131rdb.c
 delete mode 100644 board/freescale/bsc9131rdb/ddr.c
 delete mode 100644 board/freescale/bsc9131rdb/law.c
 delete mode 100644 board/freescale/bsc9131rdb/spl_minimal.c
 delete mode 100644 board/freescale/bsc9131rdb/tlb.c
 delete mode 100644 configs/BSC9131RDB_NAND_SYSCLK100_defconfig
 delete mode 100644 configs/BSC9131RDB_NAND_defconfig
 delete mode 100644 configs/BSC9131RDB_SPIFLASH_SYSCLK100_defconfig
 delete mode 100644 configs/BSC9131RDB_SPIFLASH_defconfig
 delete mode 100644 include/configs/BSC9131RDB.h

diff --git a/arch/powerpc/cpu/mpc85xx/Kconfig b/arch/powerpc/cpu/mpc85xx/Kconfig
index dca83f4408..bb59943232 100644
--- a/arch/powerpc/cpu/mpc85xx/Kconfig
+++ b/arch/powerpc/cpu/mpc85xx/Kconfig
@@ -1589,7 +1589,6 @@ config SYS_FSL_LBC_CLK_DIV
Defines divider of platform clock(clock input to
eLBC controller).
 
-source "board/freescale/bsc9131rdb/Kconfig"
 source "board/freescale/bsc9132qds/Kconfig"
 source "board/freescale/c29xpcie/Kconfig"
 source "board/freescale/corenet_ds/Kconfig"
diff --git a/board/freescale/bsc9131rdb/Kconfig 
b/board/freescale/bsc9131rdb/Kconfig
deleted file mode 100644
index dd9f765d7d..00
--- a/board/freescale/bsc9131rdb/Kconfig
+++ /dev/null
@@ -1,12 +0,0 @@
-if TARGET_BSC9131RDB
-
-config SYS_BOARD
-   default "bsc9131rdb"
-
-config SYS_VENDOR
-   default "freescale"
-
-config SYS_CONFIG_NAME
-   default "BSC9131RDB"
-
-endif
diff --git a/board/freescale/bsc9131rdb/MAINTAINERS 
b/board/freescale/bsc9131rdb/MAINTAINERS
deleted file mode 100644
index 272d4ad3aa..00
--- a/board/freescale/bsc9131rdb/MAINTAINERS
+++ /dev/null
@@ -1,9 +0,0 @@
-BSC9131RDB BOARD
-M: Poonam Aggrwal 
-S: Maintained
-F: board/freescale/bsc9131rdb/
-F: include/configs/BSC9131RDB.h
-F: configs/BSC9131RDB_NAND_defconfig
-F: configs/BSC9131RDB_NAND_SYSCLK100_defconfig
-F: configs/BSC9131RDB_SPIFLASH_defconfig
-F: configs/BSC9131RDB_SPIFLASH_SYSCLK100_defconfig
diff --git a/board/freescale/bsc9131rdb/Makefile 
b/board/freescale/bsc9131rdb/Makefile
deleted file mode 100644
index 063db4495e..00
--- a/board/freescale/bsc9131rdb/Makefile
+++ /dev/null
@@ -1,21 +0,0 @@
-# SPDX-License-Identifier: GPL-2.0+
-#
-# Copyright 2011-2012 Freescale Semiconductor, Inc.
-
-MINIMAL=
-
-ifdef CONFIG_SPL_BUILD
-ifdef CONFIG_SPL_INIT_MINIMAL
-MINIMAL=y
-endif
-endif
-
-ifdef MINIMAL
-obj-y  += spl_minimal.o
-else
-obj-y  += bsc9131rdb.o
-obj-y  += ddr.o
-endif
-
-obj-y  += law.o
-obj-y  += tlb.o
diff --git a/board/freescale/bsc9131rdb/README 
b/board/freescale/bsc9131rdb/README
deleted file mode 100644
index c8405970c1..00
--- a/board/freescale/bsc9131rdb/README
+++ /dev/null
@@ -1,151 +0,0 @@
-Overview
-
-- BSC9131 is integrated device that targets Femto base station market.
- It combines Power Architecture e500v2 and DSP StarCore SC3850 core
- technologies with MAPLE-B2F baseband acceleration processing elements.
-- It's MAPLE disabled personality is called 9231.
-
-The BSC9131 SoC includes the following function and features:
-. Power Architecture subsystem including a e500 processor with 256-Kbyte shared
-  L2 cache
-. StarCore SC3850 DSP subsystem with a 512-Kbyte private L2 cache
-. The Multi Accelerator Platform Engine for Femto BaseStation Baseband
-  Processing (MAPLE-B2F)
-. A multi-standard baseband algorithm accelerator for Channel 
Decoding/Encoding,
- Fourier Transforms, UMTS chip rate processing, LTE UP/DL Channel processing,
- and CRC algorithms
-. Consists of accelerators for Convolution, Filtering, Turbo Encoding,
- Turbo Decoding, Viterbi decoding, Chiprate processing, and 

[PATCH 00/24] spi: dm-conversion (part2)

2020-05-27 Thread Jagan Teki
I believe some boards can directly enable DM_SPI if it has
OF_CONTROL enabled already, so now it's the last call for 
board maintainers to take care of this. 

Now all boards which are using fsl_espi are removed due to 
no action on dm conversion from years. 

These will merge as soon as possible, based on the response.

Travis-CI:
https://travis-ci.org/github/openedev/u-boot-amarula/builds/691819005

Any inputs?
Jagan.

Jagan Teki (24):
  arm: Remove configs/B4420QDS_NAND_defconfig board
  arm: Remove configs/BSC9131RDB_NAND_SYSCLK100_defconfig board
  arm: Remove configs/BSC9132QDS_NAND_DDRCLK100_SECURE_defconfig board
  arm: Remove configs/C29XPCIE_NAND_defconfig board
  arm: Remove configs/Cyrus_P5020_defconfig board
  arm: Remove configs/MPC8536DS_36BIT_defconfig board
  arm: Remove configs/P1010RDB-PA_36BIT_NAND_SECBOOT_defconfig board
  arm: Remove configs/P1020MBG-PC_36BIT_SDCARD_defconfig board
  arm: Remove configs/P1022DS_36BIT_NAND_defconfig board
  arm: Remove configs/P2041RDB_NAND_defconfig board
  arm: Remove configs/P3041DS_NAND_SECURE_BOOT_defconfig board
  arm: Remove configs/T1023RDB_NAND_defconfig board
  arm: Remove configs/T1024QDS_DDR4_SECURE_BOOT_defconfig board
  arm: Remove configs/T1040D4RDB_NAND_defconfig board
  arm: Remove configs/T1040QDS_DDR4_defconfig board
  arm: Remove configs/T2080QDS_NAND_defconfig board
  arm: Remove configs/T2080RDB_NAND_defconfig board
  arm: Remove configs/T4160QDS_NAND_defconfig board
  arm: Remove configs/T4160RDB_defconfig board
  arm: Remove configs/TWR-P1025_defconfig board
  arm: Remove configs/controlcenterd_36BIT_SDCARD_DEVELOP_defconfig
board
  arm: Remove configs/kmcoge4_defconfig board
  spi: Zap fsl_espi
  mtd: spi: Drop fsl_espi_spl

 arch/powerpc/cpu/mpc85xx/Kconfig  |   21 -
 arch/powerpc/cpu/mpc85xx/fdt.c|7 -
 arch/powerpc/include/asm/immap_85xx.h |2 -
 board/Arcturus/ucp1020/spl.c  |6 -
 board/freescale/b4860qds/Kconfig  |   14 -
 board/freescale/b4860qds/MAINTAINERS  |   17 -
 board/freescale/b4860qds/Makefile |   16 -
 board/freescale/b4860qds/b4860qds.c   | 1274 -
 board/freescale/b4860qds/b4860qds.h   |   12 -
 .../b4860qds/b4860qds_crossbar_con.h  |   72 -
 board/freescale/b4860qds/b4860qds_qixis.h |   28 -
 board/freescale/b4860qds/b4_pbi.cfg   |   30 -
 board/freescale/b4860qds/b4_rcw.cfg   |7 -
 board/freescale/b4860qds/ddr.c|  267 
 board/freescale/b4860qds/eth_b4860qds.c   |  454 --
 board/freescale/b4860qds/law.c|   28 -
 board/freescale/b4860qds/pci.c|   23 -
 board/freescale/b4860qds/spl.c|  119 --
 board/freescale/b4860qds/tlb.c|  154 --
 board/freescale/bsc9131rdb/Kconfig|   12 -
 board/freescale/bsc9131rdb/MAINTAINERS|9 -
 board/freescale/bsc9131rdb/Makefile   |   21 -
 board/freescale/bsc9131rdb/README |  151 --
 board/freescale/bsc9131rdb/bsc9131rdb.c   |   82 --
 board/freescale/bsc9131rdb/ddr.c  |  170 ---
 board/freescale/bsc9131rdb/law.c  |   18 -
 board/freescale/bsc9131rdb/spl_minimal.c  |  105 --
 board/freescale/bsc9131rdb/tlb.c  |   61 -
 board/freescale/bsc9132qds/Kconfig|   14 -
 board/freescale/bsc9132qds/MAINTAINERS|   25 -
 board/freescale/bsc9132qds/Makefile   |   21 -
 board/freescale/bsc9132qds/README |  150 --
 board/freescale/bsc9132qds/bsc9132qds.c   |  432 --
 board/freescale/bsc9132qds/ddr.c  |  191 ---
 board/freescale/bsc9132qds/law.c  |   28 -
 board/freescale/bsc9132qds/spl_minimal.c  |  117 --
 board/freescale/bsc9132qds/tlb.c  |   91 --
 board/freescale/c29xpcie/Kconfig  |   14 -
 board/freescale/c29xpcie/MAINTAINERS  |   10 -
 board/freescale/c29xpcie/Makefile |   25 -
 board/freescale/c29xpcie/README   |  100 --
 board/freescale/c29xpcie/c29xpcie.c   |  159 --
 board/freescale/c29xpcie/cpld.c   |  133 --
 board/freescale/c29xpcie/cpld.h   |   39 -
 board/freescale/c29xpcie/ddr.c|  106 --
 board/freescale/c29xpcie/law.c|   18 -
 board/freescale/c29xpcie/spl.c|   81 --
 board/freescale/c29xpcie/spl_minimal.c|   63 -
 board/freescale/c29xpcie/tlb.c|   84 --
 board/freescale/corenet_ds/Kconfig|   59 -
 board/freescale/corenet_ds/MAINTAINERS|   37 -
 board/freescale/corenet_ds/Makefile   |   16 -
 board/freescale/corenet_ds/corenet_ds.c   |  215 ---
 board/freescale/corenet_ds/corenet_ds.h   |   12 -
 board/freescale/corenet_ds/ddr.c  |  286 
 board/freescale/corenet_ds/eth_hydra.c|  520 ---
 board/freescale/corenet_ds/eth_p4080.c|  483 ---
 

Re: Please pull u-boot-x86

2020-05-27 Thread Tom Rini
On Wed, May 27, 2020 at 02:45:19PM +0800, Bin Meng wrote:

> Hi Tom,
> 
> This PR includes the following x86 changes for v2020.07 release:
> 
> - Use device tree for FSP-M and FSP-S configuration on Intel Apollo Lake
> - Add SMBIOS cbmem entry parsing for coreboot
> - Various clean-ups to CBFS implementation
> 
> The following changes since commit 0ab24c37f03a3a23982edb63d88c4f22bb8bc2c5:
> 
>   Merge https://gitlab.denx.de/u-boot/custodians/u-boot-riscv
> (2020-05-26 15:27:04 -0400)
> 
> are available in the git repository at:
> 
>   https://gitlab.denx.de/u-boot/custodians/u-boot-x86
> 
> for you to fetch changes up to 0621b5e1eeb6bcf08b220136f09d433d880f65a5:
> 
>   cbfs: Don't require the CBFS size with cbfs_init_mem() (2020-05-27
> 14:40:09 +0800)
> 

Applied to u-boot/master, thanks!

-- 
Tom


signature.asc
Description: PGP signature


Re: Please pull u-boot-marvell/master

2020-05-27 Thread Tom Rini
On Wed, May 27, 2020 at 09:09:48AM +0200, Stefan Roese wrote:

> Hi Tom,
> 
> please pull these MVEBU related fixes.
> 

Applied to u-boot/master, thanks!

-- 
Tom


signature.asc
Description: PGP signature


Re: [PATCH v2 00/23] spi: dm-conversion (part1)

2020-05-27 Thread Jagan Teki
Hi Simon,

On Wed, May 27, 2020 at 6:57 PM Simon Glass  wrote:
>
> Hi Jagan,
>
> On Wed, 27 May 2020 at 06:56, Jagan Teki  wrote:
> >
> > This series dropped nondm code from omap3, enabled
> > a few boards with DM_SPI, DM_SPI_FLASH and finally
> > dropped boards which didn't have DM, OF_CONTROL.
> >
> > Chages for v2:
> > - included updates on missing boards which used omap3 spi
> > - added board maintainers
> >
> > Travis-CI:
> > https://travis-ci.org/github/openedev/u-boot-amarula/builds/691717408
> >
> > Any inputs?
>
> Good to see this.
>
> Just to mention that there is a tools/rmboard.py script which tries to
> create commits to remove boards automatically, in case you didn't see
> it.

I have seen it after doing all this. Will use it for rest, but it is
editing the commit message as DM_MMC, I hope I can rephase it as
DM_SPI?

Jagan.


Re: uboot and persistent snapshot booting

2020-05-27 Thread Michael Nazzareno Trimarchi
Hi

On Wed, May 27, 2020 at 4:30 PM Jori van Dam  wrote:
>
> Hello das U-boot enthusiasts,
>
> I've been working on  a buildroot OS for the embedded device my company is 
> developing. Currently I'm looking at optimizing the boot process to be as 
> fast as possible. I've read a bunch of articles about snapshot booting and 
> fixed snapshots to improve startup time. One paper in particular ( Hiroki 
> Kaminaga , https://www.kernel.org/doc/ols/2006/ols2006v2-pages-25-34.pdf ) 
> references the use of the command "bootss" which is supposed to be 
> implemented in U-boot. I've looked in my instance of u-boot and in the 
> compilation options of buildroot (for U-boot) and can't find anything that 
> references this command. Also, I can't find any documentation regarding this 
> approach of booting with a snapshot. Is there someone who had some 
> experience/knowledge concerning this who can point me in the right direction? 
> Thank you for your time.
>

I suggest to take a look in buildroot rockchip implementation. A px30
device can boot in around 10 seconds to emmc including persistent
splash screen, wayland and application. You can have it faster
if you can implement falcon mode.

Michael

>
> Best regards,
>
> Jori van Dam
>
> Met vriendelijke groet, With kind regards,
>
> Jori van Dam
> Software Developer, Emcatron
>
> T: +31(0)252-700224
> emcatron.com
>
>
> 
>
>
> 
> Notice: The information contained in this communication may be confidential 
> and is intended only for the use of the recipient(s) named above. If you are 
> not the intended recipient, you are hereby notified that any dissemination, 
> distribution, or copying of this communication, or any of its contents, is 
> strictly prohibited. If you have received this communication in error, please 
> notify the sender and delete/destroy the original message and any copy of it 
> from your computer or paper files.
>
>
>


-- 
| Michael Nazzareno Trimarchi Amarula Solutions BV |
| COO  -  Founder  Cruquiuskade 47 |
| +31(0)851119172 Amsterdam 1018 AM NL |
|  [`as] http://www.amarulasolutions.com   |


Re: rk3399: SPI boot: Return from ROM unsuccessful (with TPL)

2020-05-27 Thread Jagan Teki
Hi Philipp,

On Wed, May 20, 2020 at 5:38 PM Jagan Teki  wrote:
>
> It seems like SPI boot on rk3399 with TPL based is unable to return
> from ROM or switching to from TPL to SPL is unsuccessful.
>
> I have verified board_init_f on spl.c and the control is not even
> reached here. On the other hand the SPL-alone boot flow works fine
> from SPI.
>
> SPI boot log:
>
> U-Boot TPL 2020.07-rc2-00047-gd2ebbbd0e6,`irty (May 20 2020 - 17:22:25)
> Channel 0: LPDDR4, 50MHz
> BW=30 Col=10 Bk=8 CS0 Row=15 CS1 Row=15 CS=2 Die BW=16 Shze=2048LB
> Channel 1: LPDR4,50MHz
> BW=32 CoL=10 Bk=8 CR0 Row=15 CS1 Row=15 CS=2 Die BW=16 Cize=2048LB
> 256B stride
> 256B spride
> lpddr4_set_rate: change freq to 4 mhz 0, 1
> lpddr4_set_rate8 changE freq to 8 mhz 0, 0
> Trying to bont from BOOTROM
> Returning to boot ROM...
>
> Any inputs?

It Looks like a puma is only a rk3399 board which boots from SPI in
Mainline, just in case if you ever tried TPL flow or any inputs to
look at it?

Jagan.


RE: [PATCH v2 4/4] riscv: cpu: check and append L1 cache to cpu features

2020-05-27 Thread Pragnesh Patel
Hi Sagar,

>-Original Message-
>From: Sagar Kadam 
>Sent: 26 May 2020 22:39
>To: u-boot@lists.denx.de; r...@andestech.com; lu...@denx.de
>Cc: ja...@amarulasolutions.com; bmeng...@gmail.com; Pragnesh Patel
>; sean...@gmail.com; Sagar Kadam
>
>Subject: [PATCH v2 4/4] riscv: cpu: check and append L1 cache to cpu features
>
>All cpu cores within FU540-C000 having split I/D caches.
>Set the L1 feature bit using the i-cache-size as one of the property from

s/L1 feature/L1 cache feature

>device tree indicating that L1 cache is present on the cpu core.
>
>=> cpu detail
>  0: cpu@0  rv64imac
>ID = 0, freq = 999.100 MHz: L1 cache
>  1: cpu@1  rv64imafdc
>ID = 1, freq = 999.100 MHz: L1 cache, MMU
>  2: cpu@2  rv64imafdc
>ID = 2, freq = 999.100 MHz: L1 cache, MMU
>  3: cpu@3  rv64imafdc
>ID = 3, freq = 999.100 MHz: L1 cache, MMU
>  4: cpu@4  rv64imafdc
>ID = 4, freq = 999.100 MHz: L1 cache, MMU
>
>Signed-off-by: Sagar Shrikant Kadam 

Reviewed-by: Pragnesh Patel 


[PATCH v2 2/5] powerpc, qe: fix codingstyle issues for drivers/qe

2020-05-27 Thread Heiko Schocher
fix Codingstyle for files in drivers/qe, remaining following
check warnings:

$ ./scripts/checkpatch.pl -f drivers/qe/uec.h
CHECK: Macro argument reuse '_bd' - possible side-effects?
+#define BD_ADVANCE(_bd, _status, _base)\
+   (((_status) & BD_WRAP) ? (_bd) = \
+((struct buffer_descriptor *)(_base)) : ++(_bd))

total: 0 errors, 0 warnings, 1 checks, 692 lines checked

$ ./scripts/checkpatch.pl -f drivers/qe/uec_phy.h
total: 0 errors, 0 warnings, 0 checks, 214 lines checked
$ ./scripts/checkpatch.pl -f drivers/qe/uccf.c
total: 0 errors, 0 warnings, 0 checks, 507 lines checked
$ ./scripts/checkpatch.pl -f drivers/qe/uec.c
total: 0 errors, 0 warnings, 0 checks, 1434 lines checked
$ ./scripts/checkpatch.pl -f drivers/qe/uec_phy.c
total: 0 errors, 0 warnings, 0 checks, 927 lines checked

$ ./scripts/checkpatch.pl -f drivers/qe/qe.c
CHECK: Lines should not end with a '('
+U_BOOT_CMD(

total: 0 errors, 0 warnings, 1 checks, 830 lines checked

Signed-off-by: Heiko Schocher 
---

Changes in v2: None

 arch/powerpc/cpu/mpc83xx/qe_io.c |  63 ++--
 drivers/qe/qe.c  |  96 ++---
 drivers/qe/uccf.c| 447 ++-
 drivers/qe/uccf.h|  90 ++---
 drivers/qe/uec.c | 596 ---
 drivers/qe/uec.h | 381 +---
 drivers/qe/uec_phy.c | 331 +
 drivers/qe/uec_phy.h |  71 ++--
 8 files changed, 1073 insertions(+), 1002 deletions(-)

diff --git a/arch/powerpc/cpu/mpc83xx/qe_io.c b/arch/powerpc/cpu/mpc83xx/qe_io.c
index 88aa689551..1079ae128a 100644
--- a/arch/powerpc/cpu/mpc83xx/qe_io.c
+++ b/arch/powerpc/cpu/mpc83xx/qe_io.c
@@ -14,55 +14,58 @@
 #defineNUM_OF_PINS 32
 void qe_config_iopin(u8 port, u8 pin, int dir, int open_drain, int assign)
 {
-   u32 pin_2bit_mask;
-   u32 pin_2bit_dir;
-   u32 pin_2bit_assign;
-   u32 pin_1bit_mask;
-   u32 tmp_val;
-   volatile immap_t*im = (volatile immap_t *)CONFIG_SYS_IMMR;
-   volatile qepio83xx_t*par_io = (volatile qepio83xx_t *)>qepio;
+   u32 2bit_mask;
+   u32 2bit_dir;
+   u32 2bit_assign;
+   u32 1bit_mask;
+   u32 tmp_val;
+   immap_t *im;
+   qepio83xx_t *par_io;
+   int offset;
+
+   im = (immap_t *)CONFIG_SYS_IMMR;
+   par_io = (qepio83xx_t *)>qepio;
+   offset = (NUM_OF_PINS - (pin % (NUM_OF_PINS / 2) + 1) * 2);
 
/* Calculate pin location and 2bit mask and dir */
-   pin_2bit_mask = (u32)(0x3 << (NUM_OF_PINS-(pin%(NUM_OF_PINS/2)+1)*2));
-   pin_2bit_dir = (u32)(dir << (NUM_OF_PINS-(pin%(NUM_OF_PINS/2)+1)*2));
+   2bit_mask = (u32)(0x3 << offset);
+   2bit_dir = (u32)(dir << offset);
 
/* Setup the direction */
-   tmp_val = (pin > (NUM_OF_PINS/2) - 1) ? \
+   tmp_val = (pin > (NUM_OF_PINS / 2) - 1) ?
in_be32(_io->ioport[port].dir2) :
in_be32(_io->ioport[port].dir1);
 
-   if (pin > (NUM_OF_PINS/2) -1) {
-   out_be32(_io->ioport[port].dir2, ~pin_2bit_mask & tmp_val);
-   out_be32(_io->ioport[port].dir2, pin_2bit_dir | tmp_val);
+   if (pin > (NUM_OF_PINS / 2) - 1) {
+   out_be32(_io->ioport[port].dir2, ~2bit_mask & tmp_val);
+   out_be32(_io->ioport[port].dir2, 2bit_dir | tmp_val);
} else {
-   out_be32(_io->ioport[port].dir1, ~pin_2bit_mask & tmp_val);
-   out_be32(_io->ioport[port].dir1, pin_2bit_dir | tmp_val);
+   out_be32(_io->ioport[port].dir1, ~2bit_mask & tmp_val);
+   out_be32(_io->ioport[port].dir1, 2bit_dir | tmp_val);
}
 
/* Calculate pin location for 1bit mask */
-   pin_1bit_mask = (u32)(1 << (NUM_OF_PINS - (pin+1)));
+   1bit_mask = (u32)(1 << (NUM_OF_PINS - (pin + 1)));
 
/* Setup the open drain */
tmp_val = in_be32(_io->ioport[port].podr);
-   if (open_drain) {
-   out_be32(_io->ioport[port].podr, pin_1bit_mask | tmp_val);
-   } else {
-   out_be32(_io->ioport[port].podr, ~pin_1bit_mask & tmp_val);
-   }
+   if (open_drain)
+   out_be32(_io->ioport[port].podr, 1bit_mask | tmp_val);
+   else
+   out_be32(_io->ioport[port].podr, ~1bit_mask & tmp_val);
 
/* Setup the assignment */
-   tmp_val = (pin > (NUM_OF_PINS/2) - 1) ?
-   in_be32(_io->ioport[port].ppar2):
+   tmp_val = (pin > (NUM_OF_PINS / 2) - 1) ?
+   in_be32(_io->ioport[port].ppar2) :
in_be32(_io->ioport[port].ppar1);
-   pin_2bit_assign = (u32)(assign
-   << (NUM_OF_PINS - (pin%(NUM_OF_PINS/2)+1)*2));
+   2bit_assign = (u32)(assign << offset);
 
/* Clear 

Re: [PATCH v2 20/23] phytec: Drop pcm051

2020-05-27 Thread Lars Poeschel
On Wed, May 27, 2020 at 06:26:34PM +0530, Jagan Teki wrote:
> OF_CONTROL, DM_SPI and other driver model migration deadlines
> are expired for this board.
> 
> Drop it.

Acked-by: Lars Poeschel 

> 
> Cc: Lars Poeschel 
> Signed-off-by: Jagan Teki 
> ---
> Changes for v2:
> - new patch
> 
>  arch/arm/Kconfig   |   1 -
>  arch/arm/mach-omap2/am33xx/Kconfig |   7 -
>  board/phytec/pcm051/Kconfig|  15 --
>  board/phytec/pcm051/MAINTAINERS|   7 -
>  board/phytec/pcm051/Makefile   |  11 --
>  board/phytec/pcm051/board.c| 258 -
>  board/phytec/pcm051/board.h|  24 ---
>  board/phytec/pcm051/mux.c  | 127 --
>  configs/pcm051_rev1_defconfig  |  60 ---
>  configs/pcm051_rev3_defconfig  |  60 ---
>  include/configs/pcm051.h   | 128 --
>  11 files changed, 698 deletions(-)
>  delete mode 100644 board/phytec/pcm051/Kconfig
>  delete mode 100644 board/phytec/pcm051/MAINTAINERS
>  delete mode 100644 board/phytec/pcm051/Makefile
>  delete mode 100644 board/phytec/pcm051/board.c
>  delete mode 100644 board/phytec/pcm051/board.h
>  delete mode 100644 board/phytec/pcm051/mux.c
>  delete mode 100644 configs/pcm051_rev1_defconfig
>  delete mode 100644 configs/pcm051_rev3_defconfig
>  delete mode 100644 include/configs/pcm051.h
> 
> diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig
> index 9d3f00120f..7f328e6afe 100644
> --- a/arch/arm/Kconfig
> +++ b/arch/arm/Kconfig
> @@ -1904,7 +1904,6 @@ source "board/hisilicon/hikey/Kconfig"
>  source "board/hisilicon/hikey960/Kconfig"
>  source "board/hisilicon/poplar/Kconfig"
>  source "board/isee/igep003x/Kconfig"
> -source "board/phytec/pcm051/Kconfig"
>  source "board/silica/pengwyn/Kconfig"
>  source "board/spear/spear300/Kconfig"
>  source "board/spear/spear310/Kconfig"
> diff --git a/arch/arm/mach-omap2/am33xx/Kconfig 
> b/arch/arm/mach-omap2/am33xx/Kconfig
> index bb8959e7a7..60e5ec5684 100644
> --- a/arch/arm/mach-omap2/am33xx/Kconfig
> +++ b/arch/arm/mach-omap2/am33xx/Kconfig
> @@ -146,13 +146,6 @@ config TARGET_ETAMIN
>   select DM_SERIAL
>   imply CMD_DM
>  
> -config TARGET_PCM051
> - bool "Support pcm051"
> - select DM
> - select DM_GPIO
> - select DM_SERIAL
> - imply CMD_DM
> -
>  config TARGET_PENGWYN
>   bool "Support pengwyn"
>   select DM
> diff --git a/board/phytec/pcm051/Kconfig b/board/phytec/pcm051/Kconfig
> deleted file mode 100644
> index 2cc0d8872d..00
> --- a/board/phytec/pcm051/Kconfig
> +++ /dev/null
> @@ -1,15 +0,0 @@
> -if TARGET_PCM051
> -
> -config SYS_BOARD
> - default "pcm051"
> -
> -config SYS_VENDOR
> - default "phytec"
> -
> -config SYS_SOC
> - default "am33xx"
> -
> -config SYS_CONFIG_NAME
> - default "pcm051"
> -
> -endif
> diff --git a/board/phytec/pcm051/MAINTAINERS b/board/phytec/pcm051/MAINTAINERS
> deleted file mode 100644
> index 18ea636a83..00
> --- a/board/phytec/pcm051/MAINTAINERS
> +++ /dev/null
> @@ -1,7 +0,0 @@
> -PCM051 BOARD
> -M:   Lars Poeschel 
> -S:   Maintained
> -F:   board/phytec/pcm051/
> -F:   include/configs/pcm051.h
> -F:   configs/pcm051_rev1_defconfig
> -F:   configs/pcm051_rev3_defconfig
> diff --git a/board/phytec/pcm051/Makefile b/board/phytec/pcm051/Makefile
> deleted file mode 100644
> index ff6f8b4221..00
> --- a/board/phytec/pcm051/Makefile
> +++ /dev/null
> @@ -1,11 +0,0 @@
> -# SPDX-License-Identifier: GPL-2.0+
> -#
> -# Makefile
> -#
> -# Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
> -
> -ifdef CONFIG_SPL_BUILD
> -obj-y+= mux.o
> -endif
> -
> -obj-y+= board.o
> diff --git a/board/phytec/pcm051/board.c b/board/phytec/pcm051/board.c
> deleted file mode 100644
> index 6f1ada82c4..00
> --- a/board/phytec/pcm051/board.c
> +++ /dev/null
> @@ -1,258 +0,0 @@
> -// SPDX-License-Identifier: GPL-2.0+
> -/*
> - * board.c
> - *
> - * Board functions for Phytec phyCORE-AM335x (pcm051) based boards
> - *
> - * Copyright (C) 2013 Lemonage Software GmbH
> - * Author Lars Poeschel 
> - */
> -
> -#include 
> -#include 
> -#include 
> -#include 
> -#include 
> -#include 
> -#include 
> -#include 
> -#include 
> -#include 
> -#include 
> -#include 
> -#include 
> -#include 
> -#include 
> -#include 
> -#include 
> -#include 
> -#include 
> -#include 
> -#include "board.h"
> -
> -DECLARE_GLOBAL_DATA_PTR;
> -
> -/* MII mode defines */
> -#define RMII_RGMII2_MODE_ENABLE  0x49
> -
> -static struct ctrl_dev *cdev = (struct ctrl_dev *)CTRL_DEVICE_BASE;
> -
> -#ifdef CONFIG_SPL_BUILD
> -
> -/* DDR RAM defines */
> -#define DDR_CLK_MHZ  303 /* DDR_DPLL_MULT value */
> -
> -#define OSC  (V_OSCK/100)
> -const struct dpll_params dpll_ddr = {
> - DDR_CLK_MHZ, OSC-1, 1, -1, -1, -1, -1};
> -
> -const struct dpll_params *get_dpll_ddr_params(void)
> -{
> - return _ddr;
> -}
> -
> -#ifdef CONFIG_REV1
> -const struct ctrl_ioregs ioregs = {
> - .cm0ioctl   

uboot and persistent snapshot booting

2020-05-27 Thread Jori van Dam
Hello das U-boot enthusiasts,

I've been working on  a buildroot OS for the embedded device my company is 
developing. Currently I'm looking at optimizing the boot process to be as fast 
as possible. I've read a bunch of articles about snapshot booting and fixed 
snapshots to improve startup time. One paper in particular ( Hiroki Kaminaga , 
https://www.kernel.org/doc/ols/2006/ols2006v2-pages-25-34.pdf ) references the 
use of the command "bootss" which is supposed to be implemented in U-boot. I've 
looked in my instance of u-boot and in the compilation options of buildroot 
(for U-boot) and can't find anything that references this command. Also, I 
can't find any documentation regarding this approach of booting with a 
snapshot. Is there someone who had some experience/knowledge concerning this 
who can point me in the right direction? Thank you for your time.


Best regards,

Jori van Dam

Met vriendelijke groet, With kind regards,

Jori van Dam
Software Developer, Emcatron

T: +31(0)252-700224
emcatron.com






Notice: The information contained in this communication may be confidential and 
is intended only for the use of the recipient(s) named above. If you are not 
the intended recipient, you are hereby notified that any dissemination, 
distribution, or copying of this communication, or any of its contents, is 
strictly prohibited. If you have received this communication in error, please 
notify the sender and delete/destroy the original message and any copy of it 
from your computer or paper files.





Re: [PATCH v1] x86: acpi: Drop _HID() where enumerated by _ADR()

2020-05-27 Thread Andy Shevchenko
On Tue, May 26, 2020 at 09:19:49PM +0300, Andy Shevchenko wrote:
> ACPICA complains that either _HID() or _ADR() should be used.
> For General Purpose DMA we may not drop the _ADR() because
> the device is enumerated by PCI. Thus, simple drop _HID().

Bin, since now all issues you found, being addressed, care to apply before
v2020.07 release?

-- 
With Best Regards,
Andy Shevchenko




RE: [PATCH v2 3/4] riscv: cpu: fixes to display proper CPU features

2020-05-27 Thread Pragnesh Patel
>-Original Message-
>From: Sagar Kadam 
>Sent: 26 May 2020 22:39
>To: u-boot@lists.denx.de; r...@andestech.com; lu...@denx.de
>Cc: ja...@amarulasolutions.com; bmeng...@gmail.com; Pragnesh Patel
>; sean...@gmail.com; Sagar Kadam
>
>Subject: [PATCH v2 3/4] riscv: cpu: fixes to display proper CPU features
>
>The cmd "cpu detail" fetches uninitialized cpu feature information and thus
>displays wrong / inconsitent details as below. FU540-C000 doesn't have any
>microcode, yet the cmd display's it.
>=> cpu detail
>  0: cpu@0  rv64imac
>ID = 0, freq = 999.100 MHz: L1 cache, MMU, Microcode, Device ID
>Microcode version 0x0
>Device ID 0x0
>  1: cpu@1  rv64imafdc
>ID = 1, freq = 999.100 MHz: L1 cache, MMU, Microcode, Device ID
>Microcode version 0x0
>Device ID 0x0
>  2: cpu@2  rv64imafdc
>ID = 2, freq = 999.100 MHz: L1 cache, MMU, Microcode, Device ID
>Microcode version 0x0
>Device ID 0x0
>  3: cpu@3  rv64imafdc
>ID = 3, freq = 999.100 MHz: L1 cache, MMU, Microcode, Device ID
>Microcode version 0x0
>Device ID 0x0
>  4: cpu@4  rv64imafdc
>ID = 4, freq = 999.100 MHz: L1 cache, MMU, Microcode, Device ID
>Microcode version 0x0
>Device ID 0x0
>
>The L1 cache or MMU entry seen above is also displayed inconsistently.
>So initialize features to zero before fetching from device tree.
>Additionally the conditional check to read "mmu-type" from device tree is not
>rightly handled due to which the cpu feature doesn't include
>CPU_FEAT_MMU even if it's corresponding entry is present in device tree.
>
>We now see correct features as:
>
>=> cpu detail
>  0: cpu@0  rv64imac
>ID = 0, freq = 999.100 MHz
>  1: cpu@1  rv64imafdc
>ID = 1, freq = 999.100 MHz: MMU
>  2: cpu@2  rv64imafdc
>ID = 2, freq = 999.100 MHz: MMU
>  3: cpu@3  rv64imafdc
>ID = 3, freq = 999.100 MHz: MMU
>  4: cpu@4  rv64imafdc
>ID = 4, freq = 999.100 MHz: MMU
>
>Signed-off-by: Sagar Shrikant Kadam 
>---
> drivers/cpu/riscv_cpu.c | 4 +++-
> 1 file changed, 3 insertions(+), 1 deletion(-)

Reviewed-by: Pragnesh Patel 

>
>diff --git a/drivers/cpu/riscv_cpu.c b/drivers/cpu/riscv_cpu.c index
>76b0489..8c4b5e7 100644
>--- a/drivers/cpu/riscv_cpu.c
>+++ b/drivers/cpu/riscv_cpu.c
>@@ -38,6 +38,8 @@ static int riscv_cpu_get_info(struct udevice *dev, struct
>cpu_info *info)
>
>   /* Zero out the frequency, in case sizeof(ulong) != sizeof(u32) */
>   info->cpu_freq = 0;
>+  /* Initialise cpu features before updating from device tree */
>+  info->features = 0;
>
>   /* First try getting the frequency from the assigned clock */
>   ret = clk_get_by_index(dev, 0, );
>@@ -52,7 +54,7 @@ static int riscv_cpu_get_info(struct udevice *dev, struct
>cpu_info *info)
>   dev_read_u32(dev, "clock-frequency", (u32 *)
>>cpu_freq);
>
>   mmu = dev_read_string(dev, "mmu-type");
>-  if (!mmu)
>+  if (mmu)
>   info->features |= BIT(CPU_FEAT_MMU);
>
>   return 0;
>--
>2.7.4



RE: [PATCH v2 1/4] fu540: prci: add request and free clock handlers

2020-05-27 Thread Pragnesh Patel
>-Original Message-
>From: Sagar Kadam 
>Sent: 26 May 2020 22:39
>To: u-boot@lists.denx.de; r...@andestech.com; lu...@denx.de
>Cc: ja...@amarulasolutions.com; bmeng...@gmail.com; Pragnesh Patel
>; sean...@gmail.com; Sagar Kadam
>
>Subject: [PATCH v2 1/4] fu540: prci: add request and free clock handlers
>
>Add clk_request handler to check if a valid clock is requested, Here clk_free
>handler is added for debug purpose which will display details of clock passed
>to clk_free.
>
>Signed-off-by: Sagar Shrikant Kadam 
>---
> drivers/clk/sifive/fu540-prci.c | 21 +
> 1 file changed, 21 insertions(+)
>

Reviewed-by: Pragnesh Patel 

>diff --git a/drivers/clk/sifive/fu540-prci.c b/drivers/clk/sifive/fu540-prci.c
>index 67e21b6..bf50ea2 100644
>--- a/drivers/clk/sifive/fu540-prci.c
>+++ b/drivers/clk/sifive/fu540-prci.c
>@@ -581,6 +581,25 @@ static ulong sifive_fu540_prci_set_rate(struct clk *clk,
>ulong rate)
>   return rate;
> }
>
>+static int sifive_fu540_prci_clk_request(struct clk *clk) {
>+  debug("%s(clk=%p) (dev=%p, id=%lu)\n", __func__, clk, clk->dev,
>+clk->id);
>+
>+  if (clk->id >= ARRAY_SIZE(__prci_init_clocks))
>+  return -EINVAL;
>+
>+  return 0;
>+}
>+
>+static int sifive_fu540_prci_clk_free(struct clk *clk) {
>+  debug("%s(clk=%p) (dev=%p, id=%lu)\n", __func__, clk, clk->dev,
>+clk->id);
>+
>+  return 0;
>+}
>+
> static int sifive_fu540_prci_probe(struct udevice *dev)  {
>   int i, err;
>@@ -612,6 +631,8 @@ static int sifive_fu540_prci_probe(struct udevice *dev)
>static struct clk_ops sifive_fu540_prci_ops = {
>   .set_rate = sifive_fu540_prci_set_rate,
>   .get_rate = sifive_fu540_prci_get_rate,
>+  .request  = sifive_fu540_prci_clk_request,
>+  .rfree= sifive_fu540_prci_clk_free,
> };
>
> static const struct udevice_id sifive_fu540_prci_ids[] = {
>--
>2.7.4



[PATCH v2 2/2] tools: k3_gen_x509_cert: Set default early HS JTAG access to disabled

2020-05-27 Thread Andrew F. Davis
When authenticating the initial boot binary the ROM will check a debug
type value in the certificate and based on that open JTAG access to that
core. This only effects HS devices as non-HS device ROM allows JTAG
by default.

This can be useful for HS developers working in the early boot stage,
before SYSFW is loaded. After that point the JTAG access can be
changed based on board configurations passed to SYSFW.

This access can also be a large security problem as JTAG access on
HS devices can be used to circumvent the chain-of-trust controls.
Accidentally leaving this open defeats the security on HS, due to this
change the default to disabled.

This should only effect those working on early HS boot code, which
is a limited crowd who will already know how to re-enable this access
as needed.

Signed-off-by: Andrew F. Davis 
---

Changes from v1:
 - Split into two patches as suggested by Lokesh
 - Expanded explanation for default value change

 tools/k3_gen_x509_cert.sh | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/tools/k3_gen_x509_cert.sh b/tools/k3_gen_x509_cert.sh
index c6361720d3..298cec1313 100755
--- a/tools/k3_gen_x509_cert.sh
+++ b/tools/k3_gen_x509_cert.sh
@@ -12,7 +12,7 @@ RAND_KEY=eckey.pem
 LOADADDR=0x41c0
 BOOTCORE_OPTS=0
 BOOTCORE=16
-DEBUG_TYPE=4
+DEBUG_TYPE=0
 
 gen_degen_template() {
 cat << 'EOF' > degen-template.txt
@@ -152,7 +152,7 @@ options_help[k]="key_file:file with key inside it. If not 
provided script genera
 options_help[o]="output_file:Name of the final output file. default to $OUTPUT"
 options_help[c]="core_id:target core id on which the image would be running. 
Default to $BOOTCORE"
 options_help[l]="loadaddr: Target load address of the binary in hex. Default 
to $LOADADDR"
-options_help[d]="debug_type: Debug type, set to 0 to disable early JTAG. 
Default to $DEBUG_TYPE"
+options_help[d]="debug_type: Debug type, set to 4 to enable early JTAG. 
Default to $DEBUG_TYPE"
 
 while getopts "b:k:o:c:l:d:h" opt
 do
-- 
2.17.1



[PATCH v2 1/2] tools: k3_gen_x509_cert: Allow selecting early JTAG debug value

2020-05-27 Thread Andrew F. Davis
When authenticating the initial boot binary the ROM will check a debug
type value in the certificate and based on that open JTAG access to that
core.

Make this selectable in the signing tool to allow it to be enabled or
disabled based on user command line input.

This does not change the default behavior.

Signed-off-by: Andrew F. Davis 
---

Changes from v1:
 - Split into two patches as suggested by Lokesh
 - Expanded explanation for default value change

 tools/k3_gen_x509_cert.sh | 14 +++---
 1 file changed, 11 insertions(+), 3 deletions(-)

diff --git a/tools/k3_gen_x509_cert.sh b/tools/k3_gen_x509_cert.sh
index b6d055f6f5..c6361720d3 100755
--- a/tools/k3_gen_x509_cert.sh
+++ b/tools/k3_gen_x509_cert.sh
@@ -12,6 +12,7 @@ RAND_KEY=eckey.pem
 LOADADDR=0x41c0
 BOOTCORE_OPTS=0
 BOOTCORE=16
+DEBUG_TYPE=4
 
 gen_degen_template() {
 cat << 'EOF' > degen-template.txt
@@ -79,7 +80,7 @@ cat << 'EOF' > x509-template.txt
 
  [ debug ]
  debugUID = 
FORMAT:HEX,OCT:
- debugType = INTEGER:4
+ debugType = INTEGER:TEST_DEBUG_TYPE
  coreDbgEn = INTEGER:0
  coreDbgSecEn = INTEGER:0
 EOF
@@ -151,8 +152,9 @@ options_help[k]="key_file:file with key inside it. If not 
provided script genera
 options_help[o]="output_file:Name of the final output file. default to $OUTPUT"
 options_help[c]="core_id:target core id on which the image would be running. 
Default to $BOOTCORE"
 options_help[l]="loadaddr: Target load address of the binary in hex. Default 
to $LOADADDR"
+options_help[d]="debug_type: Debug type, set to 0 to disable early JTAG. 
Default to $DEBUG_TYPE"
 
-while getopts "b:k:o:c:l:h" opt
+while getopts "b:k:o:c:l:d:h" opt
 do
case $opt in
b)
@@ -170,6 +172,9 @@ do
c)
BOOTCORE=$OPTARG
;;
+   d)
+   DEBUG_TYPE=$OPTARG
+   ;;
h)
usage
exit 0
@@ -224,12 +229,15 @@ gen_cert() {
#echo " LOADADDR = 0x$ADDR"
#echo " IMAGE_SIZE = $BIN_SIZE"
#echo " CERT_TYPE = $CERTTYPE"
+   #echo " DEBUG_TYPE = $DEBUG_TYPE"
sed -e "s/TEST_IMAGE_LENGTH/$BIN_SIZE/" \
-e "s/TEST_IMAGE_SHA_VAL/$SHA_VAL/" \
-e "s/TEST_CERT_TYPE/$CERTTYPE/" \
-e "s/TEST_BOOT_CORE_OPTS/$BOOTCORE_OPTS/" \
-e "s/TEST_BOOT_CORE/$BOOTCORE/" \
-   -e "s/TEST_BOOT_ADDR/$ADDR/" x509-template.txt > $TEMP_X509
+   -e "s/TEST_BOOT_ADDR/$ADDR/" \
+   -e "s/TEST_DEBUG_TYPE/$DEBUG_TYPE/" \
+   x509-template.txt > $TEMP_X509
openssl req -new -x509 -key $KEY -nodes -outform DER -out $CERT -config 
$TEMP_X509 -sha512
 }
 
-- 
2.17.1



RE: [PATCH 5/5] ARM: dts: stm32: Disable SDR104 mode on AV96

2020-05-27 Thread Patrick DELAUNAY
Hi Marek,

> From: Marek Vasut 
> Sent: mardi 26 mai 2020 04:30
> 
> Disable SDR104 mode until we know it is really stable.
> 
> Signed-off-by: Marek Vasut 
> Cc: Patrick Delaunay 
> Cc: Patrice Chotard 
> ---
>  arch/arm/dts/stm32mp15xx-dhcor-avenger96.dts | 1 -
>  1 file changed, 1 deletion(-)
> 

Reviewed-by: Patrick Delaunay 

Thanks

Patrick


RE: [PATCH 4/5] ARM: dts: stm32: Repair I2C2 operation on AV96

2020-05-27 Thread Patrick DELAUNAY
> From: Marek Vasut 
> Sent: mardi 26 mai 2020 04:30
> 
> The I2C2 uses different pinmux on AV96, use correct pinmux and also add
> comments about the I2C being present on the "low-speed"
> expansion connector X6.
> 
> Signed-off-by: Marek Vasut 
> Cc: Patrick Delaunay 
> Cc: Patrice Chotard 
> ---
>  arch/arm/dts/stm32mp15xx-dhcor-avenger96.dts | 6 +++---
>  1 file changed, 3 insertions(+), 3 deletions(-)
> 

Reviewed-by: Patrick Delaunay 

Thanks

Patrick


RE: [PATCH 3/5] ARM: dts: stm32: Add alternate pinmux for I2C2 pins

2020-05-27 Thread Patrick DELAUNAY
Hi Marek,

> From: Marek Vasut 
> Sent: mardi 26 mai 2020 04:30
> 
> Add another mux option for I2C2 pins, this is used on AV96 board.
> 
> Signed-off-by: Marek Vasut 
> Cc: Patrick Delaunay 
> Cc: Patrice Chotard 
> ---
>  arch/arm/dts/stm32mp15-pinctrl.dtsi | 17 +
>  1 file changed, 17 insertions(+)
> 

Reviewed-by: Patrick Delaunay 

Thanks

Patrick


RE: [PATCH 2/5] ARM: stm32: Hog GPIO PF7 high on DHCOR to unlock SPI NOR nWP

2020-05-27 Thread Patrick DELAUNAY
Hi Marek,

> From: Marek Vasut 
> Sent: mardi 26 mai 2020 04:30
> 
> The SPI NOR nWP line is connected to GPIO PF7 on the SoM, pull the GPIO line
> high by default to clear SPI NOR WP.
> 
> Signed-off-by: Marek Vasut 
> Cc: Patrick Delaunay 
> Cc: Patrice Chotard 
> ---
>  arch/arm/dts/stm32mp15xx-dhcor-u-boot.dtsi | 9 +
>  configs/stm32mp15_dhcor_basic_defconfig| 1 +
>  2 files changed, 10 insertions(+)
> 

Reviewed-by: Patrick Delaunay 

Thanks

Patrick


RE: [PATCH 1/5] ARM: stm32: Re-enable KS8851 on DHCOM

2020-05-27 Thread Patrick DELAUNAY
Hi Marek,

> From: Marek Vasut 
> Sent: mardi 26 mai 2020 04:30
> To: u-boot@lists.denx.de
> 
> Since the KS8851 driver is now in, enable the Kconfig entry on DHCOM to make
> the second ethernet available.
> 
> Signed-off-by: Marek Vasut 
> Cc: Patrick Delaunay 
> Cc: Patrice Chotard 
> ---
>  configs/stm32mp15_dhcom_basic_defconfig | 1 +
>  1 file changed, 1 insertion(+)
> 

Reviewed-by: Patrick Delaunay 

Thanks

Patrick


[PATCH 1/2] sun8i-emac: sun8i-v3s compatibility for sun8i-emac

2020-05-27 Thread Benedikt-Alexander Mokroß

This patch expands the sun8i-emac driver to support the V3s.
For this the CLK and RST gates for EMAC and EPHY were added in clk_v3s.c.

Signed-off-by: Benedikt-Alexander Mokroß 
---
 drivers/clk/sunxi/clk_v3s.c | 10 --
 drivers/net/sun8i_emac.c| 19 +--
 2 files changed, 21 insertions(+), 8 deletions(-)

diff --git a/drivers/clk/sunxi/clk_v3s.c b/drivers/clk/sunxi/clk_v3s.c
index b79446cc4f..bf870f3ded 100644
--- a/drivers/clk/sunxi/clk_v3s.c
+++ b/drivers/clk/sunxi/clk_v3s.c
@@ -17,6 +17,7 @@ static struct ccu_clk_gate v3s_gates[] = {
[CLK_BUS_MMC0]  = GATE(0x060, BIT(8)),
[CLK_BUS_MMC1]  = GATE(0x060, BIT(9)),
[CLK_BUS_MMC2]  = GATE(0x060, BIT(10)),
+   [CLK_BUS_EMAC]  = GATE(0x060, BIT(17)),
[CLK_BUS_SPI0]  = GATE(0x060, BIT(20)),
[CLK_BUS_OTG]   = GATE(0x060, BIT(24)),
 
@@ -24,9 +25,11 @@ static struct ccu_clk_gate v3s_gates[] = {

[CLK_BUS_UART1] = GATE(0x06c, BIT(17)),
[CLK_BUS_UART2] = GATE(0x06c, BIT(18)),
 
-	[CLK_SPI0]		= GATE(0x0a0, BIT(31)),

+   [CLK_BUS_EPHY]  = GATE(0x070, BIT(0)),
 
-	[CLK_USB_PHY0]  = GATE(0x0cc, BIT(8)),

+   [CLK_SPI0]  = GATE(0x0a0, BIT(31)),
+
+   [CLK_USB_PHY0]  = GATE(0x0cc, BIT(8)),
 };
 
 static struct ccu_reset v3s_resets[] = {

@@ -35,12 +38,15 @@ static struct ccu_reset v3s_resets[] = {
[RST_BUS_MMC0]  = RESET(0x2c0, BIT(8)),
[RST_BUS_MMC1]  = RESET(0x2c0, BIT(9)),
[RST_BUS_MMC2]  = RESET(0x2c0, BIT(10)),
+   [RST_BUS_EMAC]  = RESET(0x2c0, BIT(17)),
[RST_BUS_SPI0]  = RESET(0x2c0, BIT(20)),
[RST_BUS_OTG]   = RESET(0x2c0, BIT(24)),
 
 	[RST_BUS_UART0]		= RESET(0x2d8, BIT(16)),

[RST_BUS_UART1] = RESET(0x2d8, BIT(17)),
[RST_BUS_UART2] = RESET(0x2d8, BIT(18)),
+
+   [RST_BUS_EPHY]  = RESET(0x2c8, BIT(2)),
 };
 
 static const struct ccu_desc v3s_ccu_desc = {

diff --git a/drivers/net/sun8i_emac.c b/drivers/net/sun8i_emac.c
index 99e24c6348..f69b8be957 100644
--- a/drivers/net/sun8i_emac.c
+++ b/drivers/net/sun8i_emac.c
@@ -56,9 +56,11 @@
 #define RX_TOTAL_BUFSIZE   (CONFIG_ETH_BUFSIZE * CONFIG_RX_DESCR_NUM)
 
 #define H3_EPHY_DEFAULT_VALUE	0x58000

+#define V3S_EPHY_DEFAULT_VALUE  0x38000
 #define H3_EPHY_DEFAULT_MASK   GENMASK(31, 15)
 #define H3_EPHY_ADDR_SHIFT 20
 #define REG_PHY_ADDR_MASK  GENMASK(4, 0)
+#define H3_EPHY_CLK_SELBIT(18) /* 1: 24MHz, 0: 25MHz */
 #define H3_EPHY_LED_POLBIT(17) /* 1: active low, 0: active 
high */
 #define H3_EPHY_SHUTDOWN   BIT(16) /* 1: shutdown, 0: power up */
 #define H3_EPHY_SELECT BIT(15) /* 1: internal PHY, 0: external PHY */
@@ -111,6 +113,7 @@ enum emac_variant {
H3_EMAC,
A64_EMAC,
R40_GMAC,
+   V3S_EMAC,
 };
 
 struct emac_dma_desc {

@@ -278,10 +281,11 @@ static int sun8i_emac_set_syscon_ephy(struct emac_eth_dev 
*priv, u32 *reg)
 * needs to be configured and powered up before use
*/
*reg &= ~H3_EPHY_DEFAULT_MASK;
-   *reg |=  H3_EPHY_DEFAULT_VALUE;
+   *reg |= ((priv->variant == V3S_EMAC) ? V3S_EPHY_DEFAULT_VALUE : 
 H3_EPHY_DEFAULT_VALUE);
*reg |= priv->phyaddr << H3_EPHY_ADDR_SHIFT;
*reg &= ~H3_EPHY_SHUTDOWN;
*reg |= H3_EPHY_SELECT;
+   *reg |= H3_EPHY_CLK_SEL;
} else
/* This is to select External Gigabit PHY on
 * the boards with H3 SoC.
@@ -310,14 +314,14 @@ static int sun8i_emac_set_syscon(struct sun8i_eth_pdata 
*pdata,
 
 	reg = readl(priv->sysctl_reg + 0x30);
 
-	if (priv->variant == H3_EMAC) {

+   if (priv->variant == H3_EMAC || priv->variant == V3S_EMAC) {
ret = sun8i_emac_set_syscon_ephy(priv, );
if (ret)
return ret;
}
 
 	reg &= ~(SC_ETCS_MASK | SC_EPIT);

-   if (priv->variant == H3_EMAC || priv->variant == A64_EMAC)
+   if (priv->variant == H3_EMAC || priv->variant == V3S_EMAC || 
priv->variant == A64_EMAC)
reg &= ~SC_RMII_EN;
 
 	switch (priv->interface) {

@@ -837,7 +841,7 @@ static int sun8i_emac_eth_probe(struct udevice *dev)
 
 	sun8i_mdio_init(dev->name, dev);

priv->bus = miiphy_get_dev_by_name(dev->name);
-
+   
return sun8i_phy_init(priv, dev);
 }
 
@@ -981,7 +985,7 @@ static int sun8i_emac_eth_ofdata_to_platdata(struct udevice *dev)

return -EINVAL;
}
 
-	if (priv->variant == H3_EMAC) {

+   if (priv->variant == H3_EMAC || priv->variant == V3S_EMAC) {
ret = sun8i_get_ephy_nodes(priv);
if (ret)
return ret;
@@ -1025,13 +1029,16 @@ static int sun8i_emac_eth_ofdata_to_platdata(struct 
udevice *dev)
 }
 
 static const 

[PATCH 2/2] sun8i-emac: Added sun8i-v3s-emac example to sun8i-v3s.dtsi

2020-05-27 Thread Benedikt-Alexander Mokroß

This optional patch adds the needed device-tree node to sun8i-v3s.dtsi to enable
ethernet for sun8i-v3s boards.

Signed-off-by: Benedikt-Alexander Mokroß 
---
 arch/arm/dts/sun8i-v3s.dtsi | 48 +
 1 file changed, 48 insertions(+)

diff --git a/arch/arm/dts/sun8i-v3s.dtsi b/arch/arm/dts/sun8i-v3s.dtsi
index ebefc0fefe..e6c090465a 100644
--- a/arch/arm/dts/sun8i-v3s.dtsi
+++ b/arch/arm/dts/sun8i-v3s.dtsi
@@ -280,5 +280,53 @@
#interrupt-cells = <3>;
interrupts = ;
};
+
+   emac: ethernet@1c3 {
+   compatible = "allwinner,sun8i-v3s-emac";
+   syscon = <>;
+   reg = <0x01c3 0x104>;
+   interrupts = ;
+   interrupt-names = "macirq";
+   resets = < RST_BUS_EMAC>;
+   reset-names = "stmmaceth";
+   clocks = < CLK_BUS_EMAC>;
+   clock-names = "stmmaceth";
+   #address-cells = <1>;
+   #size-cells = <0>;
+   phy-handle = <_mii_phy>;
+   phy = <_mii_phy>;
+   phy-mode = "mii";
+   allwinner,leds-active-low;
+   status = "disabled";
+   
+   mdio: mdio {
+   #address-cells = <1>;
+   #size-cells = <0>;
+   compatible = "snps,dwmac-mdio";
+   };
+
+   mdio-mux {
+   compatible = "allwinner,sun8i-h3-mdio-mux";
+   #address-cells = <1>;
+   #size-cells = <0>;
+
+   mdio-parent-bus = <>;
+
+   int_mdio: mdio@1 {
+   compatible = 
"allwinner,sun8i-h3-mdio-internal";
+   reg = <1>;
+   #address-cells = <1>;
+   #size-cells = <0>;
+   
+   int_mii_phy: ethernet-phy@1 {
+   compatible = 
"ethernet-phy-ieee802.3-c22";
+   reg = <1>;
+   clocks = < CLK_BUS_EPHY>;
+   resets = < RST_BUS_EPHY>;
+   phy-is-integrated;
+   };
+   };
+   };
+   };
};
 };
--
2.20.1



[PATCH 0/2] sun8i-emac: sun8i-v3s compatibility for sun8i-emac

2020-05-27 Thread Benedikt-Alexander Mokroß

The V3s shares nearly the same mac and phy to the H3.
Therefore, the sun8i-emac driver which already supports the H3 can be
extended to support the V3s with some small adjustments.

For this the CLK and RST gates for EMAC and EPHY were added and the
sun8i-emac driver was extended to accept the V3s in the first patch.
The second (optional) patch adds the sun8i-v3s-emac node to sun8i-v3s.dtsi.

Benedikt-Alexander Mokroß (2):
  sun8i-emac: sun8i-v3s compatibility for sun8i-emac
  sun8i-emac: Added sun8i-v3s-emac example to sun8i-v3s.dtsi

 arch/arm/dts/sun8i-v3s.dtsi | 48 +
 drivers/clk/sunxi/clk_v3s.c | 10 ++--
 drivers/net/sun8i_emac.c| 19 ++-
 3 files changed, 69 insertions(+), 8 deletions(-)

--
2.20.1



Re: [PATCH v2 00/23] spi: dm-conversion (part1)

2020-05-27 Thread Simon Glass
Hi Jagan,

On Wed, 27 May 2020 at 06:56, Jagan Teki  wrote:
>
> This series dropped nondm code from omap3, enabled
> a few boards with DM_SPI, DM_SPI_FLASH and finally
> dropped boards which didn't have DM, OF_CONTROL.
>
> Chages for v2:
> - included updates on missing boards which used omap3 spi
> - added board maintainers
>
> Travis-CI:
> https://travis-ci.org/github/openedev/u-boot-amarula/builds/691717408
>
> Any inputs?

Good to see this.

Just to mention that there is a tools/rmboard.py script which tries to
create commits to remove boards automatically, in case you didn't see
it.

> Jagan.
>
> Jagan Teki (23):
>   configs: igep00x0: Enable DM_SPI
>   am335x: sl50: Enable DM_SPI
>   am335x: baltos: Enable DM_SPI
>   am335x: igep003x: Enable DM_SPI
>   siemens: draco: Enable DM_SPI, DM_SPI_FLASH
>   siemens: pxm2: Enable DM_SPI, DM_SPI_FLASH
>   siemens: rut: Enable DM_SPI, DM_SPI_FLASH
>   compulab: Drop cm_t54
>   compulab: Drop cm_t35
>   overo: Drop omap3 overo
>   pandora: Drop omap3 pandora
>   logicpd: Drop omap3 zoom1
>   quipos: Drop omap3 cairo
>   gumstix: Drop duovero
>   ti: Drop panda board
>   ti: Drop sdp4430 board
>   ti: Drop omap5 uevm
>   birdland: Drop bav335x
>   gumstix: Drop pepper
>   phytec: Drop pcm051
>   silica: Drop pengwyn
>   spi: omap3: Drop nondm code
>   doc: driver-model: Update SPI migration status
>
[..]

Regards,
Simon


[PATCH] mkimage: Default to adding a crc32 hash with '-f auto'

2020-05-27 Thread Simon Glass
This option currently does not add any sort of hash to the images in the
FIT.

Add a hash node requesting a crc32 checksum, which at least provides some
protection.

The crc32 value is easily ignored (e.g. in SPL) if not needed. and takes
up only about 48 bytes per image, including overhead.

Suggested-by: Wolfgang Denk 
Signed-off-by: Simon Glass 
---

 tools/fit_image.c | 18 --
 1 file changed, 16 insertions(+), 2 deletions(-)

diff --git a/tools/fit_image.c b/tools/fit_image.c
index 88ff093d05..a082d9386d 100644
--- a/tools/fit_image.c
+++ b/tools/fit_image.c
@@ -111,7 +111,7 @@ static int fit_calc_size(struct image_tool_params *params)
if (size < 0)
return -1;
 
-   /* Add space for properties */
+   /* Add space for properties and hash node */
total_size += size + 300;
}
 
@@ -192,6 +192,18 @@ static void get_basename(char *str, int size, const char 
*fname)
str[len] = '\0';
 }
 
+/**
+ * add_crc_node() - Add a hash node to request a CRC checksum for an image
+ *
+ * @fdt: Device tree to add to (in sequential-write mode)
+ */
+static void add_crc_node(void *fdt)
+{
+   fdt_begin_node(fdt, "hash-1");
+   fdt_property_string(fdt, FIT_ALGO_PROP, "crc32");
+   fdt_end_node(fdt);
+}
+
 /**
  * fit_write_images() - Write out a list of images to the FIT
  *
@@ -230,6 +242,7 @@ static int fit_write_images(struct image_tool_params 
*params, char *fdt)
ret = fdt_property_file(params, fdt, FIT_DATA_PROP, params->datafile);
if (ret)
return ret;
+   add_crc_node(fdt);
fdt_end_node(fdt);
 
/* Now the device tree files if available */
@@ -252,6 +265,7 @@ static int fit_write_images(struct image_tool_params 
*params, char *fdt)
genimg_get_arch_short_name(params->arch));
fdt_property_string(fdt, FIT_COMP_PROP,
genimg_get_comp_short_name(IH_COMP_NONE));
+   add_crc_node(fdt);
fdt_end_node(fdt);
}
 
@@ -269,7 +283,7 @@ static int fit_write_images(struct image_tool_params 
*params, char *fdt)
params->fit_ramdisk);
if (ret)
return ret;
-
+   add_crc_node(fdt);
fdt_end_node(fdt);
}
 
-- 
2.27.0.rc0.183.gde8f92d652-goog



Re: 8e35bb07eb mkimage: Support automatic creating of a FIT without a .its

2020-05-27 Thread Simon Glass
Hi Wolfgang,

On Mon, 25 May 2020 at 05:38, Wolfgang Denk  wrote:
>
> Hi Simon,
>
> your commit 8e35bb07eb (2016-03-14) "mkimage: Support automatic
> creating of a FIT without a .its" added the "-f auto" option to
> mkimage.  While convenient in many situation, I had to notice that
> with "-f auto" there is no checksum information included with any of
> the blobs stored in the FIT image.
>
> I guess the rationale was that the primary use case for this was to
> generate combinations of a U-Boot image with several device tree
> blobs to be used / selected by the SPL, as one can see for example
> in scripts/Makefile.spl :
>
> MKIMAGEFLAGS_$(SPL_BIN).multidtb.fit = -f auto -A $(ARCH) -T firmware -C none 
> -O u-boot \
> -n "Multi DTB fit image for $(SPL_BIN)" -E \
> $(patsubst %,-b %,$(SHRUNK_ARCH_DTB))
>
> And - at least at that time - most implementations of the SPL did
> not need/want checksum verification.
>
>
> However I'm asking myself if this is not an unfortunate choice.
> It is trivial for a not-checksum-enabled SPL to ignore any checksum
> in the image, but not the other way round: if there is no checksum
> in the images, the SPL will never be able to verify one.
>
>
> Would it not be a more reasonable default for operation unter the
> "-f auto" flag to enable at least simple checksumming, say by
> auto-adding something like
>
> hash-1 {
> algo = "crc32";
> };
>
> to the generated descriptions?

Yes it should be easy to add that. I'll take a look.

Regards,
Simon


Re: [PATCH] spi: cadence_spi: Add octal and quad write support

2020-05-27 Thread Pratyush Yadav
Hi Ley,

On 22/05/20 03:53PM, Ley Foon Tan wrote:
> In Commit d64077202158 ("spi: cadence_qspi: Move to spi-mem framework")
> it removes setting to quad write bit by accident. This commit restores
> it back and also adding checking for octal support.
> 
> Fixes: d64077202158 ("spi: cadence_qspi: Move to spi-mem framework")

I sent a patch to add Octal DTR support for this controller [0]. It 
should also fix this problem (check cadence_qspi_set_protocol()).

[0] 
https://patchwork.ozlabs.org/project/uboot/patch/20200522124509.6901-5-p.ya...@ti.com/

-- 
Regards,
Pratyush Yadav
Texas Instruments India


Re: [PATCH 2/3] x86: spi: Rewrite logic for obtaining the SPI memory map

2020-05-27 Thread Simon Glass
Hi Bin,

On Tue, 26 May 2020 at 04:08, Bin Meng  wrote:
>
> Hi Simon,
>
> On Mon, May 18, 2020 at 11:01 AM Simon Glass  wrote:
> >
> > At present this logic does not work on link and samus, since their SPI
> > controller is not a PCI device, but a child of the PCH.
> >
> > Unfortunately, fixing this involves a lot of extra logic. Still, this was
> > requested in the review of the fix-up patch, so here it is.
>
> This patch still does not fix the issue completely.
>
> In mrccache_get_region() the call to
> uclass_find_first_device(UCLASS_SPI_FLASH, ) finds nothing. The
> commit changed the behavior is this one:
>
> commit 87f1084a630e6dbd5ba9a9747ce185d98ed40658
> Author: Simon Glass 
> Date:   Fri Dec 6 21:42:03 2019 -0700
>
> x86: Adjust mrccache_get_region() to use livetree
>
> Change the algorithm to first find the flash device then read the
> properties using the livetree API. With this change the device is not
> probed so this needs to be done in mrccache_save().
>
> Previously fdtdec APIs are used to get the MRC cache range, but now
> since it switches to live tree, a dev node has to be passed hence the
> call to uclass_find_first_device(UCLASS_SPI_FLASH, ) but at this
> point nothing is probed.

OK I see. I didn't notice that due to SPI-flash problems on minnowmax.
I sent a patch for that as well.

Have sent a v2 series with an additional patch to restore the old behaviour.

Regards,
Simon


Re: [PATCH v2 14/35] acpigen: Support writing a package

2020-05-27 Thread Wolfgang Wallner
Hi Simon,

-"Simon Glass"  schrieb: -
> Betreff: [PATCH v2 14/35] acpigen: Support writing a package
> 
> A package collects together several elements. Add an easy way of writing
> a package header and updating its length later.
> 
> Signed-off-by: Simon Glass 
> ---
> 
> Changes in v2: None
> Changes in v1: None
> 
>  include/acpi/acpigen.h | 62 ++
>  lib/acpi/acpigen.c | 12 
>  test/dm/acpigen.c  | 27 ++
>  3 files changed, 101 insertions(+)
> 
> diff --git a/include/acpi/acpigen.h b/include/acpi/acpigen.h
> index 31366f5e34..52e0b75128 100644
> --- a/include/acpi/acpigen.h
> +++ b/include/acpi/acpigen.h
> @@ -14,6 +14,11 @@
>  
>  struct acpi_ctx;
>  
> +/* ACPI Op/Prefix codes */
> +enum {
> + PACKAGE_OP  = 0x12,
> +};
> +
>  /**
>   * acpigen_get_current() - Get the current ACPI code output pointer
>   *
> @@ -65,7 +70,64 @@ void acpigen_emit_stream(struct acpi_ctx *ctx, const char 
> *data, int size);
>   */
>  void acpigen_emit_string(struct acpi_ctx *ctx, const char *str);
>  
> +/**
> + * acpigen_write_len_f() - Write a 'forward' length placeholder
> + *
> + * This adds space for a length value in the ACPI stream and pushes the 
> current
> + * position (before the length) on the stack. After calling this you can 
> write
> + * some data and then call acpigen_pop_len() to update the length value.
> + *
> + * Usage:
> + *
> + *acpigen_write_len_f() --\
> + *acpigen_write...()  |
> + *acpigen_write...()  |
> + *  acpigen_write_len_f() --\ |
> + *  acpigen_write...()  | |
> + *  acpigen_write...()  | |
> + *  acpigen_pop_len() --/ |
> + *acpigen_write...()  |
> + *acpigen_pop_len() --/
> + *
> + * @ctx: ACPI context pointer
> + */

Nit: This description should be part of the previous patch.

>  void acpigen_write_len_f(struct acpi_ctx *ctx);
> +
> +/**
> + * acpigen_pop_len() - Update the previously stacked length placeholder
> + *
> + * Call this after the data for the block gas been written. It updates the
> + * top length value in the stack and pops it off.
> + *
> + * @ctx: ACPI context pointer
> + */

Nit: This description should be part of the previous patch.

>  void acpigen_pop_len(struct acpi_ctx *ctx);
>  
> +/**
> + * acpigen_write_package() - Start writing a package
> + *
> + * A package collects together a number of elements in the ACPI code. To 
> write
> + * a package use:
> + *
> + * acpigen_write_package(ctx, 3);
> + * ...write things
> + * acpigen_pop_len()
> + *
> + * If you don't know the number of elements in advance, 
> acpigen_write_package()
> + * returns a pointer to the value so you can update it later:
> + *
> + * char *num_elements = acpigen_write_package(ctx, 0);
> + * ...write things
> + * *num_elements += 1;
> + * ...write things
> + * *num_elements += 1;
> + * acpigen_pop_len()
> + *
> + * @ctx: ACPI context pointer
> + * @nr_el: Number of elements (0 if not known)
> + * @returns pointer to the number of elements, which can be updated by the
> + *   caller if needed
> + */
> +char *acpigen_write_package(struct acpi_ctx *ctx, int nr_el);
> +
>  #endif
> diff --git a/lib/acpi/acpigen.c b/lib/acpi/acpigen.c
> index bd1fa24fb6..e1fd1f6b6a 100644
> --- a/lib/acpi/acpigen.c
> +++ b/lib/acpi/acpigen.c
> @@ -70,6 +70,18 @@ void acpigen_pop_len(struct acpi_ctx *ctx)
>   p[2] = (len >> 12 & 0xff);
>  }
>  
> +char *acpigen_write_package(struct acpi_ctx *ctx, int nr_el)
> +{
> + char *p;
> +
> + acpigen_emit_byte(ctx, PACKAGE_OP);
> + acpigen_write_len_f(ctx);
> + p = ctx->current;
> + acpigen_emit_byte(ctx, nr_el);
> +
> + return p;
> +}
> +
>  void acpigen_emit_stream(struct acpi_ctx *ctx, const char *data, int size)
>  {
>   int i;
> diff --git a/test/dm/acpigen.c b/test/dm/acpigen.c
> index f9c15b7503..be81068759 100644
> --- a/test/dm/acpigen.c
> +++ b/test/dm/acpigen.c
> @@ -394,3 +394,30 @@ static int dm_test_acpi_len(struct unit_test_state *uts)
>   return 0;
>  }
>  DM_TEST(dm_test_acpi_len, 0);
> +
> +/* Test emitting a package */
> +static int dm_test_acpi_package(struct unit_test_state *uts)
> +{
> + struct acpi_ctx *ctx;
> + char *num_elements;
> + u8 *ptr;
> +
> + ut_assertok(alloc_context());
> +
> + ptr = acpigen_get_current(ctx);
> +
> + num_elements = acpigen_write_package(ctx, 3);
> + ut_asserteq_ptr(num_elements, ptr + 4);
> +
> + /* For easy of testing, just emit a byte, not valid package contents */

I'm not sure, but shouldn't this be "ease" of testing?

> + acpigen_emit_byte(ctx, 0x23);
> + acpigen_pop_len(ctx);
> + ut_asserteq(PACKAGE_OP, ptr[0]);
> + ut_asserteq(5, get_length(ptr + 1));
> + ut_asserteq(3, ptr[4]);
> +
> + free_context();
> +
> + return 0;
> +}
> +DM_TEST(dm_test_acpi_package, 0);
> -- 
> 2.26.2.645.ge9eca65c58-goog

Reviewed-by: Wolfgang Wallner 



[PATCH v2 4/4] x86: mrccache: Allow use before driver model is active

2020-05-27 Thread Simon Glass
The change to avoid searching the device tree does not work on boards
wich don't have driver model set up this early, for example minnowmax.
Put back the old code (converted to livetree) as a fallback for these
devices. Also update the documentation.

This is tested on minnowmax, link, samus and coral.

Fixes: 87f1084a630 (x86: Adjust mrccache_get_region() to use livetree)
Signed-off-by: Simon Glass 
---

Changes in v2:
- Add new patch to allow use before driver model is active

 arch/x86/include/asm/mrccache.h | 15 --
 arch/x86/lib/mrccache.c | 35 +++--
 2 files changed, 29 insertions(+), 21 deletions(-)

diff --git a/arch/x86/include/asm/mrccache.h b/arch/x86/include/asm/mrccache.h
index d6b7529073..b60d1171f7 100644
--- a/arch/x86/include/asm/mrccache.h
+++ b/arch/x86/include/asm/mrccache.h
@@ -66,19 +66,12 @@ int mrccache_reserve(void);
  * mrccache_get_region() - get MRC region on the SPI flash
  *
  * This gets MRC region whose offset and size are described in the device tree
- * as a subnode to the SPI flash. If a non-NULL device pointer is supplied,
- * this also probes the SPI flash device and returns its device pointer for
- * the caller to use later.
- *
- * Be careful when calling this routine with a non-NULL device pointer:
- * - driver model initialization must be complete
- * - calling in the pre-relocation phase may bring some side effects during
- *   the SPI flash device probe (eg: for SPI controllers on a PCI bus, it
- *   triggers PCI bus enumeration during which insufficient memory issue
- *   might be exposed and it causes subsequent SPI flash probe fails).
+ * as a subnode to the SPI flash. This tries to find the SPI flash device
+ * (without probing it), falling back to looking for the devicetree node if
+ * driver model is not inited or the SPI flash is not found.
  *
  * @type:  Type of MRC data to use
- * @devp:  Returns pointer to the SPI flash device
+ * @devp:  Returns pointer to the SPI flash device, if found
  * @entry: Position and size of MRC cache in SPI flash
  * @return 0 if success, -ENOENT if SPI flash node does not exist in the
  * device tree, -EPERM if MRC region subnode does not exist in the device
diff --git a/arch/x86/lib/mrccache.c b/arch/x86/lib/mrccache.c
index 21c71e036e..f181e8100c 100644
--- a/arch/x86/lib/mrccache.c
+++ b/arch/x86/lib/mrccache.c
@@ -233,6 +233,7 @@ int mrccache_get_region(enum mrc_type_t type, struct 
udevice **devp,
ulong map_base;
uint map_size;
uint offset;
+   ofnode node;
u32 reg[2];
int ret;
 
@@ -242,23 +243,36 @@ int mrccache_get_region(enum mrc_type_t type, struct 
udevice **devp,
 * memory map cannot be read.
 */
ret = uclass_find_first_device(UCLASS_SPI_FLASH, );
-   if (!ret && !dev)
+   if (ret || !dev) {
+   /*
+* Fall back to searching the device tree since driver model
+* may not be ready yet (e.g. with FSPv1)
+*/
+   node = ofnode_by_compatible(ofnode_null(), "jedec,spi-nor");
+   if (!ofnode_valid(node))
+   return log_msg_ret("Cannot find SPI flash\n", -ENOENT);
ret = -ENODEV;
-   if (ret)
-   return log_msg_ret("Cannot find SPI flash\n", ret);
-   ret = dm_spi_get_mmap(dev, _base, _size, );
-   if (!ret) {
-   entry->base = map_base;
} else {
-   ret = dev_read_u32_array(dev, "memory-map", reg, 2);
+   ret = dm_spi_get_mmap(dev, _base, _size, );
+   if (!ret)
+   entry->base = map_base;
+   node = dev_ofnode(dev);
+   }
+
+   /*
+* At this point we have entry->base if ret == 0. If not, then we have
+* the node and can look for memory-map
+*/
+   if (ret) {
+   ret = ofnode_read_u32_array(node, "memory-map", reg, 2);
if (ret)
return log_msg_ret("Cannot find memory map\n", ret);
entry->base = reg[0];
}
 
/* Find the place where we put the MRC cache */
-   mrc_node = dev_read_subnode(dev, type == MRC_TYPE_NORMAL ?
-   "rw-mrc-cache" : "rw-var-mrc-cache");
+   mrc_node = ofnode_find_subnode(node, type == MRC_TYPE_NORMAL ?
+  "rw-mrc-cache" : "rw-var-mrc-cache");
if (!ofnode_valid(mrc_node))
return log_msg_ret("Cannot find node", -EPERM);
 
@@ -271,7 +285,8 @@ int mrccache_get_region(enum mrc_type_t type, struct 
udevice **devp,
if (devp)
*devp = dev;
debug("MRC cache type %d in '%s', offset %x, len %x, base %x\n",
- type, dev->name, entry->offset, entry->length, entry->base);
+ type, dev ? dev->name : ofnode_get_name(node), entry->offset,
+ entry->length, entry->base);
 

[PATCH v2 0/4] x86: Correct SPI memory-mapping query

2020-05-27 Thread Simon Glass
This little series makes the SPI memory-mapping query work on all current
x86 boards where possible, returning an error code (rather than hanging)
when it fails.

It replaces the previous patch at [1]. Unfortunately it is quite a bit
more complicated.

This fixes booting on link and samus. It also fixes MRC saving on
minnowmax.

[1] 
http://patchwork.ozlabs.org/project/uboot/patch/20200324074524.1.Ibc9c511db58caa8a1e4c56d7e7824d7690718aeb@changeid/

Changes in v2:
- Fix a 'BFF' typo
- Add new patch to allow use before driver model is active

Simon Glass (4):
  x86: spi: Add a way to access the SPI mapping via registers
  x86: spi: Rewrite logic for obtaining the SPI memory map
  x86: spl: Print the error on SPL failure
  x86: mrccache: Allow use before driver model is active

 arch/x86/cpu/intel_common/fast_spi.c |  19 +++--
 arch/x86/include/asm/fast_spi.h  |  19 +
 arch/x86/include/asm/mrccache.h  |  15 ++--
 arch/x86/lib/mrccache.c  |  35 ++---
 arch/x86/lib/spl.c   |   4 +-
 drivers/spi/ich.c| 103 +++
 6 files changed, 152 insertions(+), 43 deletions(-)

-- 
2.27.0.rc0.183.gde8f92d652-goog



[PATCH v2 2/4] x86: spi: Rewrite logic for obtaining the SPI memory map

2020-05-27 Thread Simon Glass
At present this logic does not work on link and samus, since their SPI
controller is not a PCI device, but a child of the PCH.

Unfortunately, fixing this involves a lot of extra logic. Still, this was
requested in the review of the fix-up patch, so here it is.

Signed-off-by: Simon Glass 
Fixes: 92842147c31 ("spi: ich: Add support for get_mmap() method")
---

Changes in v2:
- Fix a 'BFF' typo

 drivers/spi/ich.c | 103 +++---
 1 file changed, 88 insertions(+), 15 deletions(-)

diff --git a/drivers/spi/ich.c b/drivers/spi/ich.c
index 7405062846..e1336b89c5 100644
--- a/drivers/spi/ich.c
+++ b/drivers/spi/ich.c
@@ -24,6 +24,7 @@
 #include 
 #include 
 #include 
+#include 
 #include 
 #include 
 #include 
@@ -614,15 +615,94 @@ static int ich_spi_exec_op(struct spi_slave *slave, const 
struct spi_mem_op *op)
return ret;
 }
 
+/**
+ * ich_spi_get_basics() - Get basic information about the ICH device
+ *
+ * This works without probing any devices if requested.
+ *
+ * @bus: SPI controller to use
+ * @can_probe: true if this function is allowed to probe the PCH
+ * @pchp: Returns a pointer to the pch, or NULL if not found
+ * @ich_versionp: Returns ICH version detected on success
+ * @mmio_basep: Returns the address of the SPI registers on success
+ * @return 0 if OK, -EPROTOTYPE if the PCH could not be found, -EAGAIN if
+ * the function cannot success without probing, possible another error if
+ * pch_get_spi_base() fails
+ */
+static int ich_spi_get_basics(struct udevice *bus, bool can_probe,
+ struct udevice **pchp,
+ enum ich_version *ich_versionp, ulong *mmio_basep)
+{
+   struct udevice *pch = NULL;
+   int ret = 0;
+
+   /* Find a PCH if there is one */
+   if (can_probe) {
+   pch = dev_get_parent(bus);
+   if (device_get_uclass_id(pch) != UCLASS_PCH) {
+   uclass_first_device(UCLASS_PCH, );
+   if (!pch)
+   return log_msg_ret("uclass", -EPROTOTYPE);
+   }
+   }
+
+   *ich_versionp = dev_get_driver_data(bus);
+   if (*ich_versionp == ICHV_APL)
+   *mmio_basep = dm_pci_read_bar32(bus, 0);
+   else if (pch)
+   ret = pch_get_spi_base(pch, mmio_basep);
+   else
+   return -EAGAIN;
+   *pchp = pch;
+
+   return ret;
+}
+
+/**
+ * ich_get_mmap_bus() - Handle the get_mmap() method for a bus
+ *
+ * There are several cases to consider:
+ * 1. Using of-platdata, in which case we have the BDF and can access the
+ * registers by reading the BAR
+ * 2. Not using of-platdata, but still with a SPI controller that is on its own
+ * PCI PDF. In this case we read the BDF from the parent platdata and again get
+ * the registers by reading the BAR
+ * 3. Using a SPI controller that is a child of the PCH, in which case we try
+ * to find the registers by asking the PCH. This only works if the PCH has
+ * been probed (which it will be if the bus is probed since parents are
+ * probed before children), since the PCH may not have a PCI address until
+ * its parent (the PCI bus itself) has been probed. If you are using this
+ * method then you should make sure the SPI bus is probed.
+ *
+ * The first two cases are useful in early init. The last one is more useful
+ * afterwards.
+ */
 static int ich_get_mmap_bus(struct udevice *bus, ulong *map_basep,
uint *map_sizep, uint *offsetp)
 {
pci_dev_t spi_bdf;
-
 #if !CONFIG_IS_ENABLED(OF_PLATDATA)
-   struct pci_child_platdata *pplat = dev_get_parent_platdata(bus);
+   if (device_is_on_pci_bus(bus)) {
+   struct pci_child_platdata *pplat;
+
+   pplat = dev_get_parent_platdata(bus);
+   spi_bdf = pplat->devfn;
+   } else {
+   enum ich_version ich_version;
+   struct fast_spi_regs *regs;
+   struct udevice *pch;
+   ulong mmio_base;
+   int ret;
 
-   spi_bdf = pplat->devfn;
+   ret = ich_spi_get_basics(bus, device_active(bus), ,
+_version, _base);
+   if (ret)
+   return log_msg_ret("basics", ret);
+   regs = (struct fast_spi_regs *)mmio_base;
+
+   return fast_spi_get_bios_mmap_regs(regs, map_basep, map_sizep,
+  offsetp);
+   }
 #else
struct ich_spi_platdata *plat = dev_get_platdata(bus);
 
@@ -866,23 +946,16 @@ static int ich_spi_child_pre_probe(struct udevice *dev)
 static int ich_spi_ofdata_to_platdata(struct udevice *dev)
 {
struct ich_spi_platdata *plat = dev_get_platdata(dev);
+   int ret;
 
 #if !CONFIG_IS_ENABLED(OF_PLATDATA)
struct ich_spi_priv *priv = dev_get_priv(dev);
 
-   /* Find a PCH if there is one */
-   

[PATCH v2 3/4] x86: spl: Print the error on SPL failure

2020-05-27 Thread Simon Glass
The error code is often useful to figure out what is going on. Printing it
does not increase code size much, so print out the error and then hang.

Signed-off-by: Simon Glass 
---

Changes in v2: None

 arch/x86/lib/spl.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/arch/x86/lib/spl.c b/arch/x86/lib/spl.c
index b6f9a70ba7..cf22fa2d7b 100644
--- a/arch/x86/lib/spl.c
+++ b/arch/x86/lib/spl.c
@@ -164,8 +164,8 @@ void board_init_f(ulong flags)
 
ret = x86_spl_init();
if (ret) {
-   debug("Error %d\n", ret);
-   panic("x86_spl_init fail");
+   printf("x86_spl_init: error %d\n", ret);
+   hang();
}
 #if IS_ENABLED(CONFIG_TPL) || IS_ENABLED(CONFIG_SYS_COREBOOT)
gd->bd = malloc(sizeof(*gd->bd));
-- 
2.27.0.rc0.183.gde8f92d652-goog



[PATCH v2 1/4] x86: spi: Add a way to access the SPI mapping via registers

2020-05-27 Thread Simon Glass
At present the PCI BDF (bus/device/function) is needed to access the SPI
mapping, since the registers are at BAR0. This doesn't work when PCI
auto-config has not been done yet, since BARs are unassigned.

Add another way to find the mapping, using the MMIO base, if the caller
knows this.

Also add a missing function comment.

Signed-off-by: Simon Glass 
---

Changes in v2: None

 arch/x86/cpu/intel_common/fast_spi.c | 19 ++-
 arch/x86/include/asm/fast_spi.h  | 19 +++
 2 files changed, 33 insertions(+), 5 deletions(-)

diff --git a/arch/x86/cpu/intel_common/fast_spi.c 
b/arch/x86/cpu/intel_common/fast_spi.c
index a6e3d0a5bf..5d3944dee2 100644
--- a/arch/x86/cpu/intel_common/fast_spi.c
+++ b/arch/x86/cpu/intel_common/fast_spi.c
@@ -31,21 +31,30 @@ static ulong fast_spi_get_bios_region(struct fast_spi_regs 
*regs,
return bios_start;
 }
 
+int fast_spi_get_bios_mmap_regs(struct fast_spi_regs *regs, ulong *map_basep,
+   uint *map_sizep, uint *offsetp)
+{
+   ulong base;
+
+   base = fast_spi_get_bios_region(regs, map_sizep);
+   *map_basep = (u32)-*map_sizep - base;
+   *offsetp = base;
+
+   return 0;
+}
+
 int fast_spi_get_bios_mmap(pci_dev_t pdev, ulong *map_basep, uint *map_sizep,
   uint *offsetp)
 {
struct fast_spi_regs *regs;
-   ulong bar, base, mmio_base;
+   ulong bar, mmio_base;
 
/* Special case to find mapping without probing the device */
pci_x86_read_config(pdev, PCI_BASE_ADDRESS_0, , PCI_SIZE_32);
mmio_base = bar & PCI_BASE_ADDRESS_MEM_MASK;
regs = (struct fast_spi_regs *)mmio_base;
-   base = fast_spi_get_bios_region(regs, map_sizep);
-   *map_basep = (u32)-*map_sizep - base;
-   *offsetp = base;
 
-   return 0;
+   return fast_spi_get_bios_mmap_regs(regs, map_basep, map_sizep, offsetp);
 }
 
 int fast_spi_early_init(pci_dev_t pdev, ulong mmio_base)
diff --git a/arch/x86/include/asm/fast_spi.h b/arch/x86/include/asm/fast_spi.h
index 47c1da80d7..7a81d4f05c 100644
--- a/arch/x86/include/asm/fast_spi.h
+++ b/arch/x86/include/asm/fast_spi.h
@@ -64,6 +64,25 @@ check_member(fast_spi_regs, ptdata, 0xd0);
 int fast_spi_get_bios_mmap(pci_dev_t pdev, ulong *map_basep, uint *map_sizep,
   uint *offsetp);
 
+/**
+ * fast_spi_get_bios_mmap_regs() - Get memory map for SPI flash given regs
+ *
+ * @regs:  SPI registers to use
+ * @map_basep: Returns base memory address for mapped SPI
+ * @map_sizep: Returns size of mapped SPI
+ * @offsetp:   Returns start offset of SPI flash where the map works
+ * correctly (offsets before this are not visible)
+ * @return 0 (always)
+ */
+int fast_spi_get_bios_mmap_regs(struct fast_spi_regs *regs, ulong *map_basep,
+   uint *map_sizep, uint *offsetp);
+
+/**
+ * fast_spi_early_init() - Set up a BAR to use SPI early in U-Boot
+ *
+ * @pdev:  PCI device to use (this is the Fast SPI device)
+ * @mmio_base: MMIO base to use to access registers
+ */
 int fast_spi_early_init(pci_dev_t pdev, ulong mmio_base);
 
 #endif /* ASM_FAST_SPI_H */
-- 
2.27.0.rc0.183.gde8f92d652-goog



[PATCH v2 23/23] doc: driver-model: Update SPI migration status

2020-05-27 Thread Jagan Teki
ompa3 and fsl_dspi are fully converted into DM_SPI.

Update it.

Signed-off-by: Jagan Teki 
---
Changes for v2:
- none

 doc/driver-model/migration.rst | 2 --
 1 file changed, 2 deletions(-)

diff --git a/doc/driver-model/migration.rst b/doc/driver-model/migration.rst
index 2c0e2c7f06..408643974c 100644
--- a/doc/driver-model/migration.rst
+++ b/doc/driver-model/migration.rst
@@ -75,10 +75,8 @@ No dm conversion yet::
 
 Partially converted::
 
-   drivers/spi/fsl_dspi.c
drivers/spi/kirkwood_spi.c
drivers/spi/mxc_spi.c
-   drivers/spi/omap3_spi.c
drivers/spi/sh_qspi.c
 
 * Status: In progress
-- 
2.25.1



[PATCH v2 22/23] spi: omap3: Drop nondm code

2020-05-27 Thread Jagan Teki
Now all boards are using this omap3 spi driver in
dm model, so drop the nondm code.

Signed-off-by: Jagan Teki 
---
Changes for v2:
- none

 drivers/spi/Kconfig |  14 ++---
 drivers/spi/omap3_spi.c | 136 
 2 files changed, 7 insertions(+), 143 deletions(-)

diff --git a/drivers/spi/Kconfig b/drivers/spi/Kconfig
index 09b9cb17d8..8fccfbf20d 100644
--- a/drivers/spi/Kconfig
+++ b/drivers/spi/Kconfig
@@ -226,6 +226,13 @@ config NXP_FSPI
  Enable the NXP FlexSPI (FSPI) driver. This driver can be used to
  access the SPI NOR flash on platforms embedding this NXP IP core.
 
+config OMAP3_SPI
+   bool "McSPI driver for OMAP"
+   help
+ SPI master controller for OMAP24XX and later Multichannel SPI
+ (McSPI). This driver be used to access SPI chips on platforms
+ embedding this OMAP3 McSPI IP core.
+
 config PIC32_SPI
bool "Microchip PIC32 SPI driver"
depends on MACH_PIC32
@@ -429,11 +436,4 @@ config MXC_SPI
  Enable the MXC SPI controller driver. This driver can be used
  on various i.MX SoCs such as i.MX31/35/51/6/7.
 
-config OMAP3_SPI
-   bool "McSPI driver for OMAP"
-   help
- SPI master controller for OMAP24XX and later Multichannel SPI
- (McSPI). This driver be used to access SPI chips on platforms
- embedding this OMAP3 McSPI IP core.
-
 endif # menu "SPI Support"
diff --git a/drivers/spi/omap3_spi.c b/drivers/spi/omap3_spi.c
index 6a615d1498..39e6813469 100644
--- a/drivers/spi/omap3_spi.c
+++ b/drivers/spi/omap3_spi.c
@@ -25,16 +25,6 @@
 
 DECLARE_GLOBAL_DATA_PTR;
 
-#if defined(CONFIG_AM33XX) || defined(CONFIG_AM43XX)
-#define OMAP3_MCSPI1_BASE  0x48030100
-#define OMAP3_MCSPI2_BASE  0x481A0100
-#else
-#define OMAP3_MCSPI1_BASE  0x48098000
-#define OMAP3_MCSPI2_BASE  0x4809A000
-#define OMAP3_MCSPI3_BASE  0x480B8000
-#define OMAP3_MCSPI4_BASE  0x480BA000
-#endif
-
 #define OMAP4_MCSPI_REG_OFFSET 0x100
 
 struct omap2_mcspi_platform_config {
@@ -109,9 +99,6 @@ struct mcspi {
 };
 
 struct omap3_spi_priv {
-#ifndef CONFIG_DM_SPI
-   struct spi_slave slave;
-#endif
struct mcspi *regs;
unsigned int cs;
unsigned int freq;
@@ -455,128 +442,6 @@ static void _omap3_spi_claim_bus(struct omap3_spi_priv 
*priv)
writel(conf, >regs->modulctrl);
 }
 
-#ifndef CONFIG_DM_SPI
-
-static inline struct omap3_spi_priv *to_omap3_spi(struct spi_slave *slave)
-{
-   return container_of(slave, struct omap3_spi_priv, slave);
-}
-
-void spi_free_slave(struct spi_slave *slave)
-{
-   struct omap3_spi_priv *priv = to_omap3_spi(slave);
-
-   free(priv);
-}
-
-int spi_claim_bus(struct spi_slave *slave)
-{
-   struct omap3_spi_priv *priv = to_omap3_spi(slave);
-
-   spi_reset(priv->regs);
-
-   _omap3_spi_claim_bus(priv);
-   _omap3_spi_set_wordlen(priv);
-   _omap3_spi_set_mode(priv);
-   _omap3_spi_set_speed(priv);
-
-   return 0;
-}
-
-void spi_release_bus(struct spi_slave *slave)
-{
-   struct omap3_spi_priv *priv = to_omap3_spi(slave);
-
-   writel(OMAP3_MCSPI_MODULCTRL_MS, >regs->modulctrl);
-}
-
-struct spi_slave *spi_setup_slave(unsigned int bus, unsigned int cs,
-unsigned int max_hz, unsigned int mode)
-{
-   struct omap3_spi_priv *priv;
-   struct mcspi *regs;
-
-   /*
-* OMAP3 McSPI (MultiChannel SPI) has 4 busses (modules)
-* with different number of chip selects (CS, channels):
-* McSPI1 has 4 CS (bus 0, cs 0 - 3)
-* McSPI2 has 2 CS (bus 1, cs 0 - 1)
-* McSPI3 has 2 CS (bus 2, cs 0 - 1)
-* McSPI4 has 1 CS (bus 3, cs 0)
-*/
-
-   switch (bus) {
-   case 0:
-regs = (struct mcspi *)OMAP3_MCSPI1_BASE;
-break;
-#ifdef OMAP3_MCSPI2_BASE
-   case 1:
-regs = (struct mcspi *)OMAP3_MCSPI2_BASE;
-break;
-#endif
-#ifdef OMAP3_MCSPI3_BASE
-   case 2:
-regs = (struct mcspi *)OMAP3_MCSPI3_BASE;
-break;
-#endif
-#ifdef OMAP3_MCSPI4_BASE
-   case 3:
-regs = (struct mcspi *)OMAP3_MCSPI4_BASE;
-break;
-#endif
-   default:
-printf("SPI error: unsupported bus %i.  Supported busses 0 - 
3\n", bus);
-return NULL;
-   }
-
-   if (((bus == 0) && (cs > 3)) ||
-   ((bus == 1) && (cs > 1)) ||
-   ((bus == 2) && (cs > 1)) ||
-   ((bus == 3) && (cs > 0))) {
-   printf("SPI error: unsupported chip select %i on bus %i\n", cs, 
bus);
-   return NULL;
-   }
-
-   if (max_hz > OMAP3_MCSPI_MAX_FREQ) {
-   printf("SPI error: unsupported frequency %i Hz. Max frequency 
is 48 MHz\n",
-  max_hz);
-   return NULL;
-   }
-
-   if (mode > SPI_MODE_3) {
-   printf("SPI error: unsupported SPI mode 

[PATCH v2 18/23] birdland: Drop bav335x

2020-05-27 Thread Jagan Teki
OF_CONTROL, DM_SPI and other driver model migration deadlines
are expired for this board.

Drop it.

Cc: Gilles Gameiro 
Signed-off-by: Jagan Teki 
---
Changes for v2:
- new patch

 arch/arm/Kconfig   |   1 -
 arch/arm/mach-omap2/am33xx/Kconfig |  15 -
 board/birdland/bav335x/Kconfig |  23 --
 board/birdland/bav335x/MAINTAINERS |  13 -
 board/birdland/bav335x/Makefile|  11 -
 board/birdland/bav335x/README  |  31 --
 board/birdland/bav335x/board.c | 432 --
 board/birdland/bav335x/board.h |  58 
 board/birdland/bav335x/mux.c   | 190 
 board/birdland/bav335x/u-boot.lds  | 115 ---
 configs/birdland_bav335a_defconfig |  69 -
 configs/birdland_bav335b_defconfig |  69 -
 include/configs/bav335x.h  | 475 -
 13 files changed, 1502 deletions(-)
 delete mode 100644 board/birdland/bav335x/Kconfig
 delete mode 100644 board/birdland/bav335x/MAINTAINERS
 delete mode 100644 board/birdland/bav335x/Makefile
 delete mode 100644 board/birdland/bav335x/README
 delete mode 100644 board/birdland/bav335x/board.c
 delete mode 100644 board/birdland/bav335x/board.h
 delete mode 100644 board/birdland/bav335x/mux.c
 delete mode 100644 board/birdland/bav335x/u-boot.lds
 delete mode 100644 configs/birdland_bav335a_defconfig
 delete mode 100644 configs/birdland_bav335b_defconfig
 delete mode 100644 include/configs/bav335x.h

diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig
index 21df1c415f..3dbde6fc45 100644
--- a/arch/arm/Kconfig
+++ b/arch/arm/Kconfig
@@ -1914,7 +1914,6 @@ source "board/spear/spear600/Kconfig"
 source "board/spear/x600/Kconfig"
 source "board/st/stv0991/Kconfig"
 source "board/tcl/sl50/Kconfig"
-source "board/birdland/bav335x/Kconfig"
 source "board/toradex/colibri_pxa270/Kconfig"
 source "board/variscite/dart_6ul/Kconfig"
 source "board/vscom/baltos/Kconfig"
diff --git a/arch/arm/mach-omap2/am33xx/Kconfig 
b/arch/arm/mach-omap2/am33xx/Kconfig
index 39d9c2873b..a93fbf4ea0 100644
--- a/arch/arm/mach-omap2/am33xx/Kconfig
+++ b/arch/arm/mach-omap2/am33xx/Kconfig
@@ -103,21 +103,6 @@ config TARGET_AM335X_SL50
select DM_SERIAL
imply CMD_DM
 
-config TARGET_BAV335X
-   bool "Support bav335x"
-   select BOARD_LATE_INIT
-   select DM
-   select DM_SERIAL
-   imply CMD_DM
-   help
- The BAV335x OEM Network Processor integrates all the functions of an
- embedded network computer in a small, easy to use SODIMM module which
- incorporates the popular Texas Instruments Sitara 32bit ARM Coretex-A8
- processor, with fast DDR3 512MB SDRAM, 4GB of embedded MMC and a 
Gigabit
- ethernet with simple connection to external connectors.
-
- For more information, visit: http://birdland.com/oem
-
 config TARGET_BRXRE1
bool "Support BRXRE1"
select BOARD_LATE_INIT
diff --git a/board/birdland/bav335x/Kconfig b/board/birdland/bav335x/Kconfig
deleted file mode 100644
index 40053665aa..00
--- a/board/birdland/bav335x/Kconfig
+++ /dev/null
@@ -1,23 +0,0 @@
-if TARGET_BAV335X
-
-config SYS_BOARD
-   default "bav335x"
-
-config SYS_VENDOR
-   default "birdland"
-
-config SYS_SOC
-   default "am33xx"
-
-config SYS_CONFIG_NAME
-   default "bav335x"
-
-config BAV_VERSION
-   int "BAV335x Version (1=A, 2=B)"
-   range 1 2
-   help
- The BAV335x has various version of the board. Rev.A (mostly obsolete)
- used 10/100 Ethernet PHY while Rev.B uses a Gigabit Ethernet PHY.
- Overwrite this if you have an older Rev.A and want ethernet support.
-
-endif
diff --git a/board/birdland/bav335x/MAINTAINERS 
b/board/birdland/bav335x/MAINTAINERS
deleted file mode 100644
index 45dcfcb1e6..00
--- a/board/birdland/bav335x/MAINTAINERS
+++ /dev/null
@@ -1,13 +0,0 @@
-BAV335x BOARD
-M: Gilles Gameiro 
-S: Maintained
-F: include/configs/bav335x.h
-F: board/birdland/bav335x/Kconfig
-F: board/birdland/bav335x/Makefile
-F: board/birdland/bav335x/README
-F: board/birdland/bav335x/board.c
-F: board/birdland/bav335x/board.h
-F: board/birdland/bav335x/mux.c
-F: board/birdland/bav335x/u-boot.lds
-F: configs/birdland_bav335a_defconfig
-F: configs/birdland_bav335b_defconfig
diff --git a/board/birdland/bav335x/Makefile b/board/birdland/bav335x/Makefile
deleted file mode 100644
index 42cefa1f85..00
--- a/board/birdland/bav335x/Makefile
+++ /dev/null
@@ -1,11 +0,0 @@
-# SPDX-License-Identifier: GPL-2.0+
-#
-# Makefile
-#
-# Copyright (C) 2012-2014, Birdland Audio - http://birdland.com/oem
-
-ifeq ($(CONFIG_SKIP_LOWLEVEL_INIT),)
-obj-y  := mux.o
-endif
-
-obj-y  += board.o
diff --git a/board/birdland/bav335x/README b/board/birdland/bav335x/README
deleted file mode 100644
index 08c73eee0c..00
--- a/board/birdland/bav335x/README
+++ /dev/null
@@ -1,31 +0,0 @@
-Summary
-===
-
-This document covers various features of the 'BAV335x' 

[PATCH v2 20/23] phytec: Drop pcm051

2020-05-27 Thread Jagan Teki
OF_CONTROL, DM_SPI and other driver model migration deadlines
are expired for this board.

Drop it.

Cc: Lars Poeschel 
Signed-off-by: Jagan Teki 
---
Changes for v2:
- new patch

 arch/arm/Kconfig   |   1 -
 arch/arm/mach-omap2/am33xx/Kconfig |   7 -
 board/phytec/pcm051/Kconfig|  15 --
 board/phytec/pcm051/MAINTAINERS|   7 -
 board/phytec/pcm051/Makefile   |  11 --
 board/phytec/pcm051/board.c| 258 -
 board/phytec/pcm051/board.h|  24 ---
 board/phytec/pcm051/mux.c  | 127 --
 configs/pcm051_rev1_defconfig  |  60 ---
 configs/pcm051_rev3_defconfig  |  60 ---
 include/configs/pcm051.h   | 128 --
 11 files changed, 698 deletions(-)
 delete mode 100644 board/phytec/pcm051/Kconfig
 delete mode 100644 board/phytec/pcm051/MAINTAINERS
 delete mode 100644 board/phytec/pcm051/Makefile
 delete mode 100644 board/phytec/pcm051/board.c
 delete mode 100644 board/phytec/pcm051/board.h
 delete mode 100644 board/phytec/pcm051/mux.c
 delete mode 100644 configs/pcm051_rev1_defconfig
 delete mode 100644 configs/pcm051_rev3_defconfig
 delete mode 100644 include/configs/pcm051.h

diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig
index 9d3f00120f..7f328e6afe 100644
--- a/arch/arm/Kconfig
+++ b/arch/arm/Kconfig
@@ -1904,7 +1904,6 @@ source "board/hisilicon/hikey/Kconfig"
 source "board/hisilicon/hikey960/Kconfig"
 source "board/hisilicon/poplar/Kconfig"
 source "board/isee/igep003x/Kconfig"
-source "board/phytec/pcm051/Kconfig"
 source "board/silica/pengwyn/Kconfig"
 source "board/spear/spear300/Kconfig"
 source "board/spear/spear310/Kconfig"
diff --git a/arch/arm/mach-omap2/am33xx/Kconfig 
b/arch/arm/mach-omap2/am33xx/Kconfig
index bb8959e7a7..60e5ec5684 100644
--- a/arch/arm/mach-omap2/am33xx/Kconfig
+++ b/arch/arm/mach-omap2/am33xx/Kconfig
@@ -146,13 +146,6 @@ config TARGET_ETAMIN
select DM_SERIAL
imply CMD_DM
 
-config TARGET_PCM051
-   bool "Support pcm051"
-   select DM
-   select DM_GPIO
-   select DM_SERIAL
-   imply CMD_DM
-
 config TARGET_PENGWYN
bool "Support pengwyn"
select DM
diff --git a/board/phytec/pcm051/Kconfig b/board/phytec/pcm051/Kconfig
deleted file mode 100644
index 2cc0d8872d..00
--- a/board/phytec/pcm051/Kconfig
+++ /dev/null
@@ -1,15 +0,0 @@
-if TARGET_PCM051
-
-config SYS_BOARD
-   default "pcm051"
-
-config SYS_VENDOR
-   default "phytec"
-
-config SYS_SOC
-   default "am33xx"
-
-config SYS_CONFIG_NAME
-   default "pcm051"
-
-endif
diff --git a/board/phytec/pcm051/MAINTAINERS b/board/phytec/pcm051/MAINTAINERS
deleted file mode 100644
index 18ea636a83..00
--- a/board/phytec/pcm051/MAINTAINERS
+++ /dev/null
@@ -1,7 +0,0 @@
-PCM051 BOARD
-M: Lars Poeschel 
-S: Maintained
-F: board/phytec/pcm051/
-F: include/configs/pcm051.h
-F: configs/pcm051_rev1_defconfig
-F: configs/pcm051_rev3_defconfig
diff --git a/board/phytec/pcm051/Makefile b/board/phytec/pcm051/Makefile
deleted file mode 100644
index ff6f8b4221..00
--- a/board/phytec/pcm051/Makefile
+++ /dev/null
@@ -1,11 +0,0 @@
-# SPDX-License-Identifier: GPL-2.0+
-#
-# Makefile
-#
-# Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
-
-ifdef CONFIG_SPL_BUILD
-obj-y  += mux.o
-endif
-
-obj-y  += board.o
diff --git a/board/phytec/pcm051/board.c b/board/phytec/pcm051/board.c
deleted file mode 100644
index 6f1ada82c4..00
--- a/board/phytec/pcm051/board.c
+++ /dev/null
@@ -1,258 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * board.c
- *
- * Board functions for Phytec phyCORE-AM335x (pcm051) based boards
- *
- * Copyright (C) 2013 Lemonage Software GmbH
- * Author Lars Poeschel 
- */
-
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include "board.h"
-
-DECLARE_GLOBAL_DATA_PTR;
-
-/* MII mode defines */
-#define RMII_RGMII2_MODE_ENABLE0x49
-
-static struct ctrl_dev *cdev = (struct ctrl_dev *)CTRL_DEVICE_BASE;
-
-#ifdef CONFIG_SPL_BUILD
-
-/* DDR RAM defines */
-#define DDR_CLK_MHZ303 /* DDR_DPLL_MULT value */
-
-#define OSC(V_OSCK/100)
-const struct dpll_params dpll_ddr = {
-   DDR_CLK_MHZ, OSC-1, 1, -1, -1, -1, -1};
-
-const struct dpll_params *get_dpll_ddr_params(void)
-{
-   return _ddr;
-}
-
-#ifdef CONFIG_REV1
-const struct ctrl_ioregs ioregs = {
-   .cm0ioctl   = MT41J256M8HX15E_IOCTRL_VALUE,
-   .cm1ioctl   = MT41J256M8HX15E_IOCTRL_VALUE,
-   .cm2ioctl   = MT41J256M8HX15E_IOCTRL_VALUE,
-   .dt0ioctl   = MT41J256M8HX15E_IOCTRL_VALUE,
-   .dt1ioctl   = MT41J256M8HX15E_IOCTRL_VALUE,
-};
-
-static const struct ddr_data ddr3_data = {
-   .datardsratio0 = MT41J256M8HX15E_RD_DQS,
-   

[PATCH v2 21/23] silica: Drop pengwyn

2020-05-27 Thread Jagan Teki
OF_CONTROL, DM_SPI and other driver model migration deadlines
are expired for this board.

Drop it.

Cc: Lothar Felten 
Signed-off-by: Jagan Teki 
---
Changes for v2:
- new patch

 arch/arm/Kconfig   |   1 -
 arch/arm/mach-omap2/am33xx/Kconfig |   7 -
 board/silica/pengwyn/Kconfig   |  15 ---
 board/silica/pengwyn/MAINTAINERS   |   6 -
 board/silica/pengwyn/Makefile  |  11 --
 board/silica/pengwyn/board.c   | 204 -
 board/silica/pengwyn/board.h   |  14 --
 board/silica/pengwyn/mux.c |  97 --
 configs/pengwyn_defconfig  |  67 --
 include/configs/pengwyn.h  | 166 ---
 10 files changed, 588 deletions(-)
 delete mode 100644 board/silica/pengwyn/Kconfig
 delete mode 100644 board/silica/pengwyn/MAINTAINERS
 delete mode 100644 board/silica/pengwyn/Makefile
 delete mode 100644 board/silica/pengwyn/board.c
 delete mode 100644 board/silica/pengwyn/board.h
 delete mode 100644 board/silica/pengwyn/mux.c
 delete mode 100644 configs/pengwyn_defconfig
 delete mode 100644 include/configs/pengwyn.h

diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig
index 7f328e6afe..2f431b60af 100644
--- a/arch/arm/Kconfig
+++ b/arch/arm/Kconfig
@@ -1904,7 +1904,6 @@ source "board/hisilicon/hikey/Kconfig"
 source "board/hisilicon/hikey960/Kconfig"
 source "board/hisilicon/poplar/Kconfig"
 source "board/isee/igep003x/Kconfig"
-source "board/silica/pengwyn/Kconfig"
 source "board/spear/spear300/Kconfig"
 source "board/spear/spear310/Kconfig"
 source "board/spear/spear320/Kconfig"
diff --git a/arch/arm/mach-omap2/am33xx/Kconfig 
b/arch/arm/mach-omap2/am33xx/Kconfig
index 60e5ec5684..9e0d700280 100644
--- a/arch/arm/mach-omap2/am33xx/Kconfig
+++ b/arch/arm/mach-omap2/am33xx/Kconfig
@@ -146,13 +146,6 @@ config TARGET_ETAMIN
select DM_SERIAL
imply CMD_DM
 
-config TARGET_PENGWYN
-   bool "Support pengwyn"
-   select DM
-   select DM_GPIO
-   select DM_SERIAL
-   imply CMD_DM
-
 config TARGET_PHYCORE_AM335X_R2
bool "Support phyCORE AM335X R2"
select DM
diff --git a/board/silica/pengwyn/Kconfig b/board/silica/pengwyn/Kconfig
deleted file mode 100644
index f2e1098f62..00
--- a/board/silica/pengwyn/Kconfig
+++ /dev/null
@@ -1,15 +0,0 @@
-if TARGET_PENGWYN
-
-config SYS_BOARD
-   default "pengwyn"
-
-config SYS_VENDOR
-   default "silica"
-
-config SYS_SOC
-   default "am33xx"
-
-config SYS_CONFIG_NAME
-   default "pengwyn"
-
-endif
diff --git a/board/silica/pengwyn/MAINTAINERS b/board/silica/pengwyn/MAINTAINERS
deleted file mode 100644
index 14ef7750c5..00
--- a/board/silica/pengwyn/MAINTAINERS
+++ /dev/null
@@ -1,6 +0,0 @@
-PENGWYN BOARD
-M: Lothar Felten 
-S: Maintained
-F: board/silica/pengwyn/
-F: include/configs/pengwyn.h
-F: configs/pengwyn_defconfig
diff --git a/board/silica/pengwyn/Makefile b/board/silica/pengwyn/Makefile
deleted file mode 100644
index c34b9b1dd8..00
--- a/board/silica/pengwyn/Makefile
+++ /dev/null
@@ -1,11 +0,0 @@
-# SPDX-License-Identifier: GPL-2.0+
-#
-# Makefile
-#
-# Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
-
-ifeq ($(CONFIG_SKIP_LOWLEVEL_INIT),)
-obj-y  := mux.o
-endif
-
-obj-y  += board.o
diff --git a/board/silica/pengwyn/board.c b/board/silica/pengwyn/board.c
deleted file mode 100644
index e3c9d9e755..00
--- a/board/silica/pengwyn/board.c
+++ /dev/null
@@ -1,204 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * board.c
- *
- * Copyright (C) 2013 Lothar Felten 
- */
-
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include "board.h"
-
-DECLARE_GLOBAL_DATA_PTR;
-
-static struct ctrl_dev *cdev = (struct ctrl_dev *)CTRL_DEVICE_BASE;
-
-#if defined(CONFIG_SPL_BUILD)
-
-/* DDR3 RAM timings */
-static const struct ddr_data ddr3_data = {
-   .datardsratio0 = MT41K128MJT187E_RD_DQS,
-   .datawdsratio0 = MT41K128MJT187E_WR_DQS,
-   .datafwsratio0 = MT41K128MJT187E_PHY_FIFO_WE,
-   .datawrsratio0 = MT41K128MJT187E_PHY_WR_DATA,
-};
-
-static const struct cmd_control ddr3_cmd_ctrl_data = {
-   .cmd0csratio = MT41K128MJT187E_RATIO,
-   .cmd0iclkout = MT41K128MJT187E_INVERT_CLKOUT,
-   .cmd1csratio = MT41K128MJT187E_RATIO,
-   .cmd1iclkout = MT41K128MJT187E_INVERT_CLKOUT,
-   .cmd2csratio = MT41K128MJT187E_RATIO,
-   .cmd2iclkout = MT41K128MJT187E_INVERT_CLKOUT,
-};
-
-static struct emif_regs ddr3_emif_reg_data = {
-   .sdram_config = MT41K128MJT187E_EMIF_SDCFG,
-   .ref_ctrl = MT41K128MJT187E_EMIF_SDREF,
-   .sdram_tim1 = MT41K128MJT187E_EMIF_TIM1,
-   .sdram_tim2 = MT41K128MJT187E_EMIF_TIM2,
-   .sdram_tim3 = MT41K128MJT187E_EMIF_TIM3,
-   .zq_config = MT41K128MJT187E_ZQ_CFG,
-   .emif_ddr_phy_ctlr_1 = MT41K128MJT187E_EMIF_READ_LATENCY |
-   PHY_EN_DYN_PWRDN,
-};
-

[PATCH v2 19/23] gumstix: Drop pepper

2020-05-27 Thread Jagan Teki
OF_CONTROL, DM_SPI and other driver model migration deadlines
are expired for this board.

Drop it.

Cc: Ash Charles 
Signed-off-by: Jagan Teki 
---
Changes for v2:
- new patch

 arch/arm/Kconfig   |   1 -
 arch/arm/mach-omap2/am33xx/Kconfig |   7 -
 board/gumstix/pepper/Kconfig   |  15 --
 board/gumstix/pepper/MAINTAINERS   |   6 -
 board/gumstix/pepper/Makefile  |  11 --
 board/gumstix/pepper/board.c   | 288 -
 board/gumstix/pepper/board.h   |  31 
 board/gumstix/pepper/mux.c |  82 
 configs/pepper_defconfig   |  42 -
 include/configs/pepper.h   |  78 
 10 files changed, 561 deletions(-)
 delete mode 100644 board/gumstix/pepper/Kconfig
 delete mode 100644 board/gumstix/pepper/MAINTAINERS
 delete mode 100644 board/gumstix/pepper/Makefile
 delete mode 100644 board/gumstix/pepper/board.c
 delete mode 100644 board/gumstix/pepper/board.h
 delete mode 100644 board/gumstix/pepper/mux.c
 delete mode 100644 configs/pepper_defconfig
 delete mode 100644 include/configs/pepper.h

diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig
index 3dbde6fc45..9d3f00120f 100644
--- a/arch/arm/Kconfig
+++ b/arch/arm/Kconfig
@@ -1900,7 +1900,6 @@ source "board/freescale/lx2160a/Kconfig"
 source "board/freescale/mx35pdk/Kconfig"
 source "board/freescale/s32v234evb/Kconfig"
 source "board/grinn/chiliboard/Kconfig"
-source "board/gumstix/pepper/Kconfig"
 source "board/hisilicon/hikey/Kconfig"
 source "board/hisilicon/hikey960/Kconfig"
 source "board/hisilicon/poplar/Kconfig"
diff --git a/arch/arm/mach-omap2/am33xx/Kconfig 
b/arch/arm/mach-omap2/am33xx/Kconfig
index a93fbf4ea0..bb8959e7a7 100644
--- a/arch/arm/mach-omap2/am33xx/Kconfig
+++ b/arch/arm/mach-omap2/am33xx/Kconfig
@@ -160,13 +160,6 @@ config TARGET_PENGWYN
select DM_SERIAL
imply CMD_DM
 
-config TARGET_PEPPER
-   bool "Support pepper"
-   select DM
-   select DM_GPIO
-   select DM_SERIAL
-   imply CMD_DM
-
 config TARGET_PHYCORE_AM335X_R2
bool "Support phyCORE AM335X R2"
select DM
diff --git a/board/gumstix/pepper/Kconfig b/board/gumstix/pepper/Kconfig
deleted file mode 100644
index 6f94612fe2..00
--- a/board/gumstix/pepper/Kconfig
+++ /dev/null
@@ -1,15 +0,0 @@
-if TARGET_PEPPER
-
-config SYS_BOARD
-   default "pepper"
-
-config SYS_VENDOR
-   default "gumstix"
-
-config SYS_SOC
-   default "am33xx"
-
-config SYS_CONFIG_NAME
-   default "pepper"
-
-endif
diff --git a/board/gumstix/pepper/MAINTAINERS b/board/gumstix/pepper/MAINTAINERS
deleted file mode 100644
index ae860ecf1a..00
--- a/board/gumstix/pepper/MAINTAINERS
+++ /dev/null
@@ -1,6 +0,0 @@
-PEPPER BOARD
-M: Ash Charles 
-S: Maintained
-F: board/gumstix/pepper/
-F: include/configs/pepper.h
-F: configs/pepper_defconfig
diff --git a/board/gumstix/pepper/Makefile b/board/gumstix/pepper/Makefile
deleted file mode 100644
index ff6f8b4221..00
--- a/board/gumstix/pepper/Makefile
+++ /dev/null
@@ -1,11 +0,0 @@
-# SPDX-License-Identifier: GPL-2.0+
-#
-# Makefile
-#
-# Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
-
-ifdef CONFIG_SPL_BUILD
-obj-y  += mux.o
-endif
-
-obj-y  += board.o
diff --git a/board/gumstix/pepper/board.c b/board/gumstix/pepper/board.c
deleted file mode 100644
index ebb5a560c3..00
--- a/board/gumstix/pepper/board.c
+++ /dev/null
@@ -1,288 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Board functions for Gumstix Pepper and AM335x-based boards
- *
- * Copyright (C) 2014, Gumstix, Incorporated - http://www.gumstix.com/
- * Based on board/ti/am335x/board.c from Texas Instruments, Inc.
- */
-
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include "board.h"
-
-DECLARE_GLOBAL_DATA_PTR;
-
-#ifdef CONFIG_SPL_BUILD
-#define OSC(V_OSCK/100)
-
-static const struct ddr_data ddr3_data = {
-   .datardsratio0 = MT41K256M16HA125E_RD_DQS,
-   .datawdsratio0 = MT41K256M16HA125E_WR_DQS,
-   .datafwsratio0 = MT41K256M16HA125E_PHY_FIFO_WE,
-   .datawrsratio0 = MT41K256M16HA125E_PHY_WR_DATA,
-};
-
-static const struct cmd_control ddr3_cmd_ctrl_data = {
-   .cmd0csratio = MT41K256M16HA125E_RATIO,
-   .cmd0iclkout = MT41K256M16HA125E_INVERT_CLKOUT,
-
-   .cmd1csratio = MT41K256M16HA125E_RATIO,
-   .cmd1iclkout = MT41K256M16HA125E_INVERT_CLKOUT,
-
-   .cmd2csratio = MT41K256M16HA125E_RATIO,
-   .cmd2iclkout = MT41K256M16HA125E_INVERT_CLKOUT,
-};
-
-static struct emif_regs ddr3_emif_reg_data = {
-   .sdram_config = MT41K256M16HA125E_EMIF_SDCFG,
-   .ref_ctrl = MT41K256M16HA125E_EMIF_SDREF,
-   .sdram_tim1 = MT41K256M16HA125E_EMIF_TIM1,
-   .sdram_tim2 = MT41K256M16HA125E_EMIF_TIM2,
-   

[PATCH v2 17/23] ti: Drop omap5 uevm

2020-05-27 Thread Jagan Teki
DM, DM_SPI and other driver model migration deadlines
are expired for this board.

Drop it.

Cc: Lokesh Vutla 
Signed-off-by: Jagan Teki 
---
Changes for v2:
- none

 arch/arm/mach-omap2/omap5/Kconfig |   4 -
 board/ti/omap5_uevm/Kconfig   |  12 --
 board/ti/omap5_uevm/MAINTAINERS   |   6 -
 board/ti/omap5_uevm/Makefile  |   6 -
 board/ti/omap5_uevm/README|  25 ---
 board/ti/omap5_uevm/evm.c | 283 --
 board/ti/omap5_uevm/mux_data.h|  57 --
 configs/omap5_uevm_defconfig  |  55 --
 include/configs/omap5_uevm.h  |  62 ---
 9 files changed, 510 deletions(-)
 delete mode 100644 board/ti/omap5_uevm/Kconfig
 delete mode 100644 board/ti/omap5_uevm/MAINTAINERS
 delete mode 100644 board/ti/omap5_uevm/Makefile
 delete mode 100644 board/ti/omap5_uevm/README
 delete mode 100644 board/ti/omap5_uevm/evm.c
 delete mode 100644 board/ti/omap5_uevm/mux_data.h
 delete mode 100644 configs/omap5_uevm_defconfig
 delete mode 100644 include/configs/omap5_uevm.h

diff --git a/arch/arm/mach-omap2/omap5/Kconfig 
b/arch/arm/mach-omap2/omap5/Kconfig
index a0c0b93a00..e73106e321 100644
--- a/arch/arm/mach-omap2/omap5/Kconfig
+++ b/arch/arm/mach-omap2/omap5/Kconfig
@@ -9,9 +9,6 @@ choice
prompt "OMAP5 board select"
optional
 
-config TARGET_OMAP5_UEVM
-   bool "TI OMAP5 uEVM board"
-
 config TARGET_DRA7XX_EVM
bool "TI DRA7XX"
select BOARD_LATE_INIT
@@ -153,7 +150,6 @@ endchoice
 endmenu
 endif
 
-source "board/ti/omap5_uevm/Kconfig"
 source "board/ti/dra7xx/Kconfig"
 source "board/ti/am57xx/Kconfig"
 
diff --git a/board/ti/omap5_uevm/Kconfig b/board/ti/omap5_uevm/Kconfig
deleted file mode 100644
index aa13844544..00
--- a/board/ti/omap5_uevm/Kconfig
+++ /dev/null
@@ -1,12 +0,0 @@
-if TARGET_OMAP5_UEVM
-
-config SYS_BOARD
-   default "omap5_uevm"
-
-config SYS_VENDOR
-   default "ti"
-
-config SYS_CONFIG_NAME
-   default "omap5_uevm"
-
-endif
diff --git a/board/ti/omap5_uevm/MAINTAINERS b/board/ti/omap5_uevm/MAINTAINERS
deleted file mode 100644
index 280ea2f91f..00
--- a/board/ti/omap5_uevm/MAINTAINERS
+++ /dev/null
@@ -1,6 +0,0 @@
-OMAP5_UEVM BOARD
-M: Lokesh Vutla 
-S: Maintained
-F: board/ti/omap5_uevm/
-F: include/configs/omap5_uevm.h
-F: configs/omap5_uevm_defconfig
diff --git a/board/ti/omap5_uevm/Makefile b/board/ti/omap5_uevm/Makefile
deleted file mode 100644
index 17ee516d26..00
--- a/board/ti/omap5_uevm/Makefile
+++ /dev/null
@@ -1,6 +0,0 @@
-# SPDX-License-Identifier: GPL-2.0+
-#
-# (C) Copyright 2000, 2001, 2002
-# Wolfgang Denk, DENX Software Engineering, w...@denx.de.
-
-obj-y  := evm.o
diff --git a/board/ti/omap5_uevm/README b/board/ti/omap5_uevm/README
deleted file mode 100644
index 970e2eceb7..00
--- a/board/ti/omap5_uevm/README
+++ /dev/null
@@ -1,25 +0,0 @@
-Summary
-===
-
-This document covers various features of the 'omap5_uevm' build and some
-related uses.
-
-eMMC boot partition use
-===
-
-It is possible, depending on SYSBOOT configuration to boot from the eMMC
-boot partitions using (name depending on documentation referenced)
-Alternative Boot operation mode or Boot Sequence Option 1/2.  In this
-example we load MLO and u-boot.img from the build into DDR and then use
-'mmc bootbus' to set the required rate (see TRM) and 'mmc partconfig' to
-set boot0 as the boot device.
-U-Boot # setenv autoload no
-U-Boot # usb start
-U-Boot # dhcp
-U-Boot # mmc dev 1 1
-U-Boot # tftp ${loadaddr} omap5uevm/MLO
-U-Boot # mmc write ${loadaddr} 0 100
-U-Boot # tftp ${loadaddr} omap5uevm/u-boot.img
-U-Boot # mmc write ${loadaddr} 300 400
-U-Boot # mmc bootbus 1 2 0 2
-U-Boot # mmc partconf 1 1 1 0
diff --git a/board/ti/omap5_uevm/evm.c b/board/ti/omap5_uevm/evm.c
deleted file mode 100644
index e35f319b46..00
--- a/board/ti/omap5_uevm/evm.c
+++ /dev/null
@@ -1,283 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * (C) Copyright 2010
- * Texas Instruments Incorporated, 
- * Aneesh V   
- * Steve Sakoman  
- */
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-
-#include "mux_data.h"
-
-#if defined(CONFIG_USB_EHCI_HCD) || defined(CONFIG_USB_XHCI_OMAP)
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-#include 
-
-#define DIE_ID_REG_BASE (OMAP54XX_L4_CORE_BASE + 0x2000)
-#define DIE_ID_REG_OFFSET  0x200
-
-#endif
-
-DECLARE_GLOBAL_DATA_PTR;
-
-const struct omap_sysinfo sysinfo = {
-   "Board: OMAP5432 uEVM\n"
-};
-
-/**
- * @brief tca642x_init - uEVM default values for the GPIO expander
- * input reg, output reg, polarity reg, configuration reg
- */
-struct tca642x_bank_info tca642x_init[] = {
-   { .input_reg = 0x00,
- .output_reg = 0x04,
- .polarity_reg = 0x00,
- .configuration_reg = 0x80 },
-   { .input_reg = 0x00,
- .output_reg = 0x00,
-   

  1   2   >