Hi,
here comes xenomai v2.6.0-rc3:
http://download.gna.org/xenomai/testing/xenomai-2.6.0-rc3.tar.bz2
New since -rc2:
- fix of vxworks services taskDelete and taskDeleteForce;
- SCHED_FIFO threads switching to SCHED_OTHER while holding a mutex are
sent a SIGDEBUG signal when releasing the mutex;
Hi,
On Wed, Sep 14, 2011 at 5:38 AM, Stefan Schaal wrote:
> This is a summary and conclusion of using a NI6259 with Xenomai/Analogy for
> digital data I/O. First of all, many thanks to Alexis whose Analogy branch
> really allowed us to succeed! We would just like share the final results of
> o
On 09/18/2011 04:43 PM, Bertold Van den Bergh wrote:
> Hello,
>
> Thanks for the reply. The timer register has the following layout: bit
> 0-15: reload, bit 16-31: counter. Thats why I put 0x. Looking
> at the code this cannot work so I added an extra field to indicate the
> shift after ap
On 09/18/2011 05:24 PM, Jan Kiszka wrote:
> On 2011-09-18 17:18, Gilles Chanteperdrix wrote:
>> What about:
>>
>> diff --git a/ksrc/nucleus/shadow.c b/ksrc/nucleus/shadow.c
>> index 21cc191..7fe44a1 100644
>> --- a/ksrc/nucleus/shadow.c
>> +++ b/ksrc/nucleus/shadow.c
>> @@ -2756,9 +2756,12 @@ stati
On 2011-09-18 17:18, Gilles Chanteperdrix wrote:
> On 09/18/2011 05:13 PM, Jan Kiszka wrote:
>> On 2011-09-18 17:11, Jan Kiszka wrote:
>>> On 2011-09-18 17:10, Philippe Gerum wrote:
On Sun, 2011-09-18 at 16:34 +0200, Jan Kiszka wrote:
> On 2011-09-18 16:02, Philippe Gerum wrote:
>> On
On 09/18/2011 05:13 PM, Jan Kiszka wrote:
> On 2011-09-18 17:11, Jan Kiszka wrote:
>> On 2011-09-18 17:10, Philippe Gerum wrote:
>>> On Sun, 2011-09-18 at 16:34 +0200, Jan Kiszka wrote:
On 2011-09-18 16:02, Philippe Gerum wrote:
> On Fri, 2011-09-16 at 22:39 +0200, Gilles Chanteperdrix wro
On 2011-09-18 17:11, Jan Kiszka wrote:
> On 2011-09-18 17:10, Philippe Gerum wrote:
>> On Sun, 2011-09-18 at 16:34 +0200, Jan Kiszka wrote:
>>> On 2011-09-18 16:02, Philippe Gerum wrote:
On Fri, 2011-09-16 at 22:39 +0200, Gilles Chanteperdrix wrote:
> On 09/16/2011 10:13 PM, Gilles Chantep
On 2011-09-18 17:10, Philippe Gerum wrote:
> On Sun, 2011-09-18 at 16:34 +0200, Jan Kiszka wrote:
>> On 2011-09-18 16:02, Philippe Gerum wrote:
>>> On Fri, 2011-09-16 at 22:39 +0200, Gilles Chanteperdrix wrote:
On 09/16/2011 10:13 PM, Gilles Chanteperdrix wrote:
> On 09/11/2011 04:29 PM, J
On Sun, 2011-09-18 at 16:34 +0200, Jan Kiszka wrote:
> On 2011-09-18 16:02, Philippe Gerum wrote:
> > On Fri, 2011-09-16 at 22:39 +0200, Gilles Chanteperdrix wrote:
> >> On 09/16/2011 10:13 PM, Gilles Chanteperdrix wrote:
> >>> On 09/11/2011 04:29 PM, Jan Kiszka wrote:
> On 2011-09-11 16:24, G
On 09/18/2011 04:43 PM, Bertold Van den Bergh wrote:
> Hello,
>
> Thanks for the reply. The timer register has the following layout: bit
> 0-15: reload, bit 16-31: counter. Thats why I put 0x. Looking
> at the code this cannot work so I added an extra field to indicate the
> shift after ap
Hello,
Thanks for the reply. The timer register has the following layout: bit
0-15: reload, bit 16-31: counter. Thats why I put 0x. Looking
at the code this cannot work so I added an extra field to indicate the
shift after applying the mask.
Now the userspace latency test prorgam gives va
On 2011-09-18 16:02, Philippe Gerum wrote:
> On Fri, 2011-09-16 at 22:39 +0200, Gilles Chanteperdrix wrote:
>> On 09/16/2011 10:13 PM, Gilles Chanteperdrix wrote:
>>> On 09/11/2011 04:29 PM, Jan Kiszka wrote:
On 2011-09-11 16:24, Gilles Chanteperdrix wrote:
> On 09/11/2011 12:50 PM, Jan Ki
On Fri, 2011-09-16 at 22:39 +0200, Gilles Chanteperdrix wrote:
> On 09/16/2011 10:13 PM, Gilles Chanteperdrix wrote:
> > On 09/11/2011 04:29 PM, Jan Kiszka wrote:
> >> On 2011-09-11 16:24, Gilles Chanteperdrix wrote:
> >>> On 09/11/2011 12:50 PM, Jan Kiszka wrote:
> Hi all,
>
> just
On 09/17/2011 05:15 PM, Bertold Van den Bergh wrote:
> Hello,
>
> I am trying to port Xenomai to the freescale stmp3xxx cpu (I.MX233).
>
> I added TSC code from plat-s3c24xx as this processor also uses a 16
> bit downcounter based timer. I run the system tick counter and the TSC
> freerunning cou
14 matches
Mail list logo