Rob, I was following the design based on the RFNoC 4, reason by which I was using context and payload. Can you point me to the documentation where I can see the timing diagram of the AXI signals for this fpga “axis_data” interface?. In the RFNoC specification, I only see the context payload.
Thanks
_______________________________________________ USRP-users mailing list -- [email protected] To unsubscribe send an email to [email protected]
