Hi Sebastien, Are there any configuration file and s/w will pull low for signal of FLASH_RESET_N while running time stage? Or just it pulls high forever while power up by fpga? Thanks,
- Adam
_______________________________________________ http://lists.milkymist.org/listinfo.cgi/devel-milkymist.org IRC: #milkymist@Freenode Twitter: www.twitter.com/milkymistvj Ideas? http://milkymist.uservoice.com
