----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.gem5.org/r/1143/ -----------------------------------------------------------
(Updated April 10, 2012, 11:05 a.m.) Review request for Default. Description (updated) ------- Changeset 8944:f8cdf2efe0f2 --------------------------- X86: Use the AddrTrie class to implement the TLB. This change also adjusts the TlbEntry class so that it stores the number of address bits wide a page is rather than its size in bytes. In other words, instead of storing 4K for a 4K page, it stores 12. 12 is easy to turn into 4K, but it's a little harder going the other way. Diffs (updated) ----- src/arch/x86/pagetable.hh 5534a564f6a0 src/arch/x86/pagetable.cc 5534a564f6a0 src/arch/x86/pagetable_walker.hh 5534a564f6a0 src/arch/x86/pagetable_walker.cc 5534a564f6a0 src/arch/x86/tlb.hh 5534a564f6a0 src/arch/x86/tlb.cc 5534a564f6a0 src/arch/x86/vtophys.cc 5534a564f6a0 Diff: http://reviews.gem5.org/r/1143/diff/ Testing ------- Thanks, Gabe Black _______________________________________________ gem5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/gem5-dev
