On Tue, 21 Jan 2014, Andreas Hansson wrote:
-----------------------------------------------------------
This is an automatically generated e-mail. To reply, visit:
http://reviews.gem5.org/r/2148/#review4875
-----------------------------------------------------------
It looks much better with the comments.
One potential concern is that we consider each memory range as a
separate multi-channel DRAM controller. Hence, when we split 4 GB into 3
GB + 1 GB, we now create a (potentially multi-channel) controller per
range. If the user says 4 channel DDR3, we now have 8 channels of DDR3.
I don't know what is sensible to do here, but perhaps this solutions
needs to be a bit more elaborate, and involve an AddrMapper one way or
another?
I think this a short coming of the mem_config() function.
--
Nilay
_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev
