Hi Cagdas,

I merely wanted to point out that the ARM full-system files can be found and 
downloaded from http://gem5.org/Download

The stats for the X86 regressions will have to be updated once they are 
confirmed to be “within reason” with respect to the changeset.

Thanks again for getting the patch in shape.

Andreas

From: Cagdas Dirik <[email protected]<mailto:[email protected]>>
Reply-To: Cagdas Dirik <[email protected]<mailto:[email protected]>>
Date: Tuesday, 6 January 2015 22:13
To: Andrew Bardsley <[email protected]<mailto:[email protected]>>, 
Ali Saidi <[email protected]<mailto:[email protected]>>, Andreas Hansson 
<[email protected]<mailto:[email protected]>>
Cc: Cagdas Dirik <[email protected]<mailto:[email protected]>>, Nilay Vaish 
<[email protected]<mailto:[email protected]>>, Default 
<[email protected]<mailto:[email protected]>>
Subject: Re: Review Request 2553: dev: Prevent intel 8254 timer events firing 
before startup

This is an automatically generated e-mail. To reply, visit: 
http://reviews.gem5.org/r/2553/

Review request for Default, Andrew Bardsley, Andreas Hansson, and Ali Saidi.
By Cagdas Dirik.

Updated Jan. 6, 2015, 10:13 p.m.

Changes

Updated to address regression issues with MIPS and Alpha.
Most of the regression tests pass. Some ARM tests are failing because 
vmlinux.aarch64.20140821 and vmlinux.aarch32.ll_20131205.0-gem5 are missing. 
And I cannot find these files anywhere in gem5.org. If someone can point me in 
their direction, I will greatly appreciate it.
Also some SPARC tests are failing because insttest files are missing. Again, 
where can I find these files?
X86 tests show changed timing. I am not sure if to waive this now, or it 
requires further update. Following the discussion on regression tests, this 
looks to be moving target.


Repository: gem5
Description

This change includes edits to Intel8254Timer to prevent counter events firing 
before startup to comply with SimObject initialization call sequence.


Diffs (updated)

 *   src/dev/alpha/tsunami_io.cc (9ac724889705)
 *   src/dev/intel_8254_timer.hh (9ac724889705)
 *   src/dev/intel_8254_timer.cc (9ac724889705)
 *   src/dev/mips/malta_io.cc (9ac724889705)
 *   src/dev/x86/i8254.hh (9ac724889705)
 *   src/dev/x86/i8254.cc (9ac724889705)

View Diff<http://reviews.gem5.org/r/2553/diff/>


-- IMPORTANT NOTICE: The contents of this email and any attachments are 
confidential and may also be privileged. If you are not the intended recipient, 
please notify the sender immediately and do not disclose the contents to any 
other person, use it for any purpose, or store or copy the information in any 
medium. Thank you.

ARM Limited, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ, Registered 
in England & Wales, Company No: 2557590
ARM Holdings plc, Registered office 110 Fulbourn Road, Cambridge CB1 9NJ, 
Registered in England & Wales, Company No: 2548782
_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev

Reply via email to