----------------------------------------------------------- This is an automatically generated e-mail. To reply, visit: http://reviews.m5sim.org/r/338/ -----------------------------------------------------------
Review request for Default, Ali Saidi, Gabe Black, Steve Reinhardt, and Nathan Binkert. Summary ------- O3: Fixes fetch deadlock when the interrupt master clears single before CPU handles it. Then the cpu should restart fetch stage to fetch from the original execution path. Diffs ----- src/arch/arm/interrupts.hh 2b5fbdcbfb5d src/cpu/o3/commit_impl.hh 2b5fbdcbfb5d src/cpu/o3/fetch_impl.hh 2b5fbdcbfb5d src/cpu/o3/iew_impl.hh 2b5fbdcbfb5d Diff: http://reviews.m5sim.org/r/338/diff Testing ------- Thanks, Ali
_______________________________________________ m5-dev mailing list m5-dev@m5sim.org http://m5sim.org/mailman/listinfo/m5-dev
