And does this also mean that it's effectively impossible to dynamically allocate any region smaller than a cacheline?
Only on processors with DMA-incoherent caches.
Unfortunately the only way to see if you're compiling for such a system is to use architecture-specific #defines. PPC and MIPs use different ones, as I recall...
------------------------------------------------------- This SF.net email is sponsored by: Etnus, makers of TotalView, The best thread debugger on the planet. Designed with thread debugging features you've never dreamed of, try TotalView 6 free at www.etnus.com. _______________________________________________ [EMAIL PROTECTED] To unsubscribe, use the last form field at: https://lists.sourceforge.net/lists/listinfo/linux-usb-devel
