On 2/14/07, Timothy Normand Miller <[EMAIL PROTECTED]> wrote:
On 2/13/07, James Richard Tyrer <[EMAIL PROTECTED]> wrote:
> How much simpler it is to think in terms of discrete parts. :-)
Yeah. If this were an ASIC, it would be a whole different story.
Sorry for going off topic, but is it feasible and sensible to
implement it both ways, depending on whether the target is an ASIC or
an FPGA, and then test both, to save some real estate on the ASIC?
_______________________________________________
Open-graphics mailing list
[email protected]
http://lists.duskglow.com/mailman/listinfo/open-graphics
List service provided by Duskglow Consulting, LLC (www.duskglow.com)
