Brian,
In 2004 or more recent DXP versions, did Altium ever fix the fact
that the clearance check includes all reference designators and other
attributes within the footprint boundary check? Such that if you had a long
attribute string it made the footprint clearance check impossible.
Sincerely,
Brad Velander
PCB Designer
Xantrex Technology Inc.
(direct) (604) 415-4054
(general) (604) 422-8595 ext. 4054
(fax) (604) 422-1591
-----Original Message-----
From: Brian Guralnick [mailto:[EMAIL PROTECTED]
Sent: August 10, 2004 10:50 PM
To: Protel EDA Forum
Subject: Re: [PEDA] footprint clearance checking
Design it like all of the components in my publicly available library, where
the silkscreen defines the outer & inner edges of where the component
surfaces meet the PCB. Shrink the component-component clearance to 1 mil,
or 0 mil. This will allow you place, for example, some caps & resistors
right up to & under some areas of a large PCB mounted RCA jack, but, it will
not allow you to place components too close where the silk screen area may
touch each other. Note that my library was intentionally designed like this
for creating hand-held electronic devices where mounting area may be super
constrictive.
_____________
Brian Guralnick
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/[EMAIL PROTECTED]
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
