Add UTPCTL2 and DDRPHY register spaces, both needed for RK3568's SDRAM
controller initialization.

Signed-off-by: Pavel Golikov <[email protected]>
---
 arch/arm/dts/rk356x-u-boot.dtsi | 5 ++++-
 1 file changed, 4 insertions(+), 1 deletion(-)

diff --git a/arch/arm/dts/rk356x-u-boot.dtsi b/arch/arm/dts/rk356x-u-boot.dtsi
index 738b9673d35..b9f300a3274 100644
--- a/arch/arm/dts/rk356x-u-boot.dtsi
+++ b/arch/arm/dts/rk356x-u-boot.dtsi
@@ -16,8 +16,11 @@
                u-boot,spl-boot-order = "same-as-spl", &sdmmc0, &sdhci;
        };
 
-       dmc: dmc {
+       dmc: dmc@fe250000 {
                compatible = "rockchip,rk3568-dmc";
+               reg = <0 0xfe250000 0 0x10000
+                      0 0xfe800000 0 0x10000>;
+
                bootph-all;
        };
 

-- 
2.25.1

Reply via email to