#5506: LLVM AST : needs an LlvmType ctor to represent vectors so that LLVM can
generate SIMD instructions
---------------------------------+------------------------------------------
Reporter: erikd | Owner: dterei
Type: task | Status: patch
Priority: normal | Component: Compiler (LLVM)
Version: 7.3 | Keywords:
Testcase: | Blockedby:
Os: Unknown/Multiple | Blocking:
Architecture: Unknown/Multiple | Failure: None/Unknown
---------------------------------+------------------------------------------
Comment(by erikd):
Replying to [comment:8 chak]:
> But as David wrote, the ticket in the LLVM bug tracker seems to suggest
otherwise:
Yes, but the implementation works correctly for vector lengths of 12 which
is not power of 2 but is a multiple of the vector length 4. The
implementation fails for vector lengths of 11 (which is not a multiple of
the vector length).
I tend to trust what the implementation actually does more than I trust
comments marked "FIXME" :-).
--
Ticket URL: <http://hackage.haskell.org/trac/ghc/ticket/5506#comment:9>
GHC <http://www.haskell.org/ghc/>
The Glasgow Haskell Compiler
_______________________________________________
Glasgow-haskell-bugs mailing list
[email protected]
http://www.haskell.org/mailman/listinfo/glasgow-haskell-bugs
