Re: Instructions timing

[Philip Blundell]

>Is that normal ? There should be no issue delay on ldr, shouldnt it ?

There is no issue delay, but there is a 1-cycle result delay.  See the SA110 
instruction timing datasheet -- the destination register of the ldr is not 
available until that instruction leaves the buffer stage.

p.


unsubscribe: body of `unsubscribe linux-arm' to [EMAIL PROTECTED]