At 03:12 PM 2/9/01 -0800, Peter Bennett wrote:
>IMHO, it is important _not_ to reduce the pad size to zero - if you do,
>you'll have shorts between the inner layers.
I'm not arguing for zero size pads -- see my other recent posts on this
topic -- but it appears that Protel correctly interprets holes as requiring
clearances *except* when the hole is in a surface pad. This is a bug and
should be fixed.
Abd ul-Rahman Lomax
LOMAX DESIGN ASSOCIATES
PCB design, consulting, and training
Protel EDA brokering (resale) services
Sonoma, California, USA
(707) 939-7021, efax (419) 730-4777
[EMAIL PROTECTED]
[EMAIL PROTECTED]
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* This message sent by: PROTEL EDA USERS MAILING LIST
*
* Use the "reply" command in your email program to
* respond to this message.
*
* To unsubscribe from this mailing list use the form at
* the Association web site. You will need to give the same
* email address you originally used to subscribe (do not
* give an alias unless it was used to subscribe).
*
* Visit http://www.techservinc.com/protelusers/subscrib.html
* to unsubscribe or to subscribe a new email address.
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
________________________________________________________
To leave the EDAFORUM discussion list, send a email with
'leave edaforum' in the body to '[EMAIL PROTECTED]'
More Information : http://www.dolist.net
