The xilinx FPGA has to be mounted to the outside of the board, right?
Then how would you have ANY layer information besides the top layer pads
(BGA, TQFP, whatever)? What are you trying to do with layers and parts?



> -----Original Message-----
> From: Anand Kulkarni [mailto:[EMAIL PROTECTED]] 
> Sent: Wednesday, October 09, 2002 12:57 PM
> To: PROTEL USER Group
> Subject: [PEDA] question about layer synchronization between 
> PCB and footprint library
> 
> 
> Hi everybody,
> 
> I have struggled with this problem for sometime now;
> I hope you can help me.
> 
> I defined a PCB in Protel with 6 layers.
> The layers were named :
> 
> top,midlayer1,midlayer2,midlayer29,midlayer30,bottom
> 
> by default.
> 
> Now I also created a footprint for a xilinx FPGA part with 6 
> layers in it and named them the same as above.
> 
> Now when I do an update of the PCB from the schematics
> only the layers
>  top,midlayer1,midlayer2 and bottom 
> are  copied form the footprint to the PCB ;
> the layers
>  midlayer29 and midlayer30 
> do not get copied ;
> 
> I don't know what is happening ;
> 
> I'd greatly appreciate any suggestions
> 
> thanks and regards
> 
> Anand Kulkarni
> 
> 
> 
> 
> 
> 
> 
> 
> ____________________________________________________________
> Watch a championship game with Elway or McGwire.
> Enter Now at http://champions.lycos.com 
> 

* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/proteledaforum@techservinc.com
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *

Reply via email to