Re: [gem5-dev] Review Request 3639: Fix for ARM's Streamline conversion script.

[Shawn Rosti]

Hi,

Anyone want to volunteer to help us merge this fix?

Thanks!
Shawn





On Fri, Oct 14, 2016 at 2:20 PM, Shawn Rosti  wrote:

> This is an automatically generated e-mail. To reply, visit:
> http://reviews.gem5.org/r/3639/
>
> Ship it!
>
> Ship It!
>
>
> - Shawn Rosti
>
> On October 14th, 2016, 8:19 p.m. UTC, Shawn Rosti wrote:
> Review request for Default.
> By Shawn Rosti.
>
> *Updated Oct. 14, 2016, 8:19 p.m.*
> *Repository: * gem5
> Description
>
> With help from Dam Sunwoo, tracked down issue with ARM's version of Gem5 
> using the "cluster" name. The public/github version of ARM Gem5 does not use 
> the "cluster" naming mechanism.
>
> Testing
>
> Ran the following script commands:
>
> % util/streamline/m5stats2streamline.py util/streamline/o3_stat_config.ini  
> m5out/ ./linux.apc
>
> % util/streamline/m5stats2streamline.py 
> util/streamline/atomic_stat_config.ini m5out/ ./linux.apc
>
> Then checked the output in ARM's Streamline tool.
>
> Diffs
>
>- util/streamline/atomic_stat_config.ini (UNKNOWN)
>- util/streamline/m5stats2streamline.py (UNKNOWN)
>- util/streamline/o3_stat_config.ini (UNKNOWN)
>
> View Diff 
>
___
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev

Re: [gem5-dev] Review Request 3639: Fix for ARM's Streamline conversion script.

[Shawn Rosti]

---
This is an automatically generated e-mail. To reply, visit:
http://reviews.gem5.org/r/3639/#review8845
---

Ship it!


Ship It!

- Shawn Rosti


On Oct. 14, 2016, 8:19 p.m., Shawn Rosti wrote:
> 
> ---
> This is an automatically generated e-mail. To reply, visit:
> http://reviews.gem5.org/r/3639/
> ---
> 
> (Updated Oct. 14, 2016, 8:19 p.m.)
> 
> 
> Review request for Default.
> 
> 
> Repository: gem5
> 
> 
> Description
> ---
> 
> With help from Dam Sunwoo, tracked down issue with ARM's version of Gem5 
> using the "cluster" name. The public/github version of ARM Gem5 does not use 
> the "cluster" naming mechanism.
> 
> 
> Diffs
> -
> 
>   util/streamline/atomic_stat_config.ini UNKNOWN 
>   util/streamline/m5stats2streamline.py UNKNOWN 
>   util/streamline/o3_stat_config.ini UNKNOWN 
> 
> Diff: http://reviews.gem5.org/r/3639/diff/
> 
> 
> Testing
> ---
> 
> Ran the following script commands:
> 
> % util/streamline/m5stats2streamline.py util/streamline/o3_stat_config.ini  
> m5out/ ./linux.apc
> 
> % util/streamline/m5stats2streamline.py 
> util/streamline/atomic_stat_config.ini m5out/ ./linux.apc
> 
> Then checked the output in ARM's Streamline tool.
> 
> 
> Thanks,
> 
> Shawn Rosti
> 
>

___
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev

Re: [gem5-dev] Review Request 3639: Fix for ARM's Streamline conversion script.

[Shawn Rosti]

---
This is an automatically generated e-mail. To reply, visit:
http://reviews.gem5.org/r/3639/#review8844
---

Ship it!


- Shawn Rosti


On Oct. 14, 2016, 8:19 p.m., Shawn Rosti wrote:
> 
> ---
> This is an automatically generated e-mail. To reply, visit:
> http://reviews.gem5.org/r/3639/
> ---
> 
> (Updated Oct. 14, 2016, 8:19 p.m.)
> 
> 
> Review request for Default.
> 
> 
> Repository: gem5
> 
> 
> Description
> ---
> 
> With help from Dam Sunwoo, tracked down issue with ARM's version of Gem5 
> using the "cluster" name. The public/github version of ARM Gem5 does not use 
> the "cluster" naming mechanism.
> 
> 
> Diffs
> -
> 
>   util/streamline/atomic_stat_config.ini UNKNOWN 
>   util/streamline/m5stats2streamline.py UNKNOWN 
>   util/streamline/o3_stat_config.ini UNKNOWN 
> 
> Diff: http://reviews.gem5.org/r/3639/diff/
> 
> 
> Testing
> ---
> 
> Ran the following script commands:
> 
> % util/streamline/m5stats2streamline.py util/streamline/o3_stat_config.ini  
> m5out/ ./linux.apc
> 
> % util/streamline/m5stats2streamline.py 
> util/streamline/atomic_stat_config.ini m5out/ ./linux.apc
> 
> Then checked the output in ARM's Streamline tool.
> 
> 
> Thanks,
> 
> Shawn Rosti
> 
>

___
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev

Re: [gem5-dev] Review Request 3639: Fix for ARM's Streamline conversion script.

[Shawn Rosti]

---
This is an automatically generated e-mail. To reply, visit:
http://reviews.gem5.org/r/3639/
---

(Updated Oct. 14, 2016, 8:19 p.m.)


Review request for Default.


Repository: gem5


Description (updated)
---

With help from Dam Sunwoo, tracked down issue with ARM's version of Gem5 using 
the "cluster" name. The public/github version of ARM Gem5 does not use the 
"cluster" naming mechanism.


Diffs
-

  util/streamline/atomic_stat_config.ini UNKNOWN 
  util/streamline/m5stats2streamline.py UNKNOWN 
  util/streamline/o3_stat_config.ini UNKNOWN 

Diff: http://reviews.gem5.org/r/3639/diff/


Testing
---

Ran the following script commands:

% util/streamline/m5stats2streamline.py util/streamline/o3_stat_config.ini  
m5out/ ./linux.apc

% util/streamline/m5stats2streamline.py util/streamline/atomic_stat_config.ini 
m5out/ ./linux.apc

Then checked the output in ARM's Streamline tool.


Thanks,

Shawn Rosti

___
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev

Re: [gem5-dev] Review Request 3604: base: Output all AddrRange parameters to config.ini

[Joe Gross]

> On Aug. 17, 2016, 5:35 a.m., Andreas Hansson wrote:
> > No objections. We have been thinking of making this simpler, by creating a 
> > notion of PortGroups, and let the group be responsible for any 
> > hash/interleaving. Until we actually get to the point of implementing this 
> > I agree that we should proceed with your patch.
> 
> Andreas Hansson wrote:
> Should this be marked submitted? Also, was the CXX parser updated to 
> accommodate the change?

Matt actually made this to fix a problem I had with loading config.ini files 
via the CXX config manager. So I'm not sure any changes are necessary since 
it's working for me now.


- Joe


---
This is an automatically generated e-mail. To reply, visit:
http://reviews.gem5.org/r/3604/#review8646
---


On Aug. 4, 2016, 12:56 p.m., Matthew Poremba wrote:
> 
> ---
> This is an automatically generated e-mail. To reply, visit:
> http://reviews.gem5.org/r/3604/
> ---
> 
> (Updated Aug. 4, 2016, 12:56 p.m.)
> 
> 
> Review request for Default.
> 
> 
> Repository: gem5
> 
> 
> Description
> ---
> 
> Changeset 11594:805067369ea7
> ---
> base: Output all AddrRange parameters to config.ini
> 
> Currently only 'start' and 'end' of AddrRange are printed in config.ini.
> This causes address ranges to be overlapping when loading a c++-only
> config with interleaved addresses using CxxConfigManger. This patch adds
> prints for the interleave and XOR bits to config.ini such that address
> ranges are properly setup with cxx config.
> 
> 
> Diffs
> -
> 
>   src/python/m5/params.py ba45735a726a4582e63561ab3dc741d7f0890447 
> 
> Diff: http://reviews.gem5.org/r/3604/diff/
> 
> 
> Testing
> ---
> 
> 
> Thanks,
> 
> Matthew Poremba
> 
>

___
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev

[gem5-dev] Review Request 3668: riscv: [Patch 6/5] Improve Linux emulation for RISC-V

[Alec Roelke]

---
This is an automatically generated e-mail. To reply, visit:
http://reviews.gem5.org/r/3668/
---

Review request for Default.


Repository: gem5


Description
---

Changeset 11660:61bbdcf4217d
---
riscv: [Patch 6/5] Improve Linux emulation for RISC-V

This is an add-on patch for the original series that implemented RISC-V
that improves the implementation of Linux emulation for SE mode. Basically
it cleans up linux/linux.hh by removing constants that haven't been
defined for the RISC-V Linux proxy kernel and rearranging the stat
struct so it aligns with RISC-V's implementation of it. It also adds
placeholders for system calls that have been given numbers in RISC-V
but haven't been given implementations yet. These system calls are
as follows:
- readlinkat
- sigprocmask
- ioctl
- clock_gettime
- getrusage
- getrlimit
- setrlimit

The first five patches implemented RISC-V with the base ISA and multiply,
floating point, and atomic extensions and added support for detailed
CPU models with memory timing.

Signed-off by: Alec Roelke


Diffs
-

  src/arch/riscv/linux/process.cc PRE-CREATION 
  src/arch/riscv/linux/linux.hh PRE-CREATION 

Diff: http://reviews.gem5.org/r/3668/diff/


Testing
---


Thanks,

Alec Roelke

___
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev

Re: [gem5-dev] Review Request 3641: AArch64: Fix bugs in register index printing

[Fernando Endo]

> On Oct. 4, 2016, 2:31 p.m., Andreas Hansson wrote:
> > Not applying cleanly. Did you use hg postreview?

I don't know what happend, but the patch has been rebased and uploaded again. 
Note: Diff Revision 1 is still broken, so only comparing 'orig' to 'Diff 
Revision 2' works


- Fernando


---
This is an automatically generated e-mail. To reply, visit:
http://reviews.gem5.org/r/3641/#review8767
---


On Oct. 5, 2016, 3:23 p.m., Fernando Endo wrote:
> 
> ---
> This is an automatically generated e-mail. To reply, visit:
> http://reviews.gem5.org/r/3641/
> ---
> 
> (Updated Oct. 5, 2016, 3:23 p.m.)
> 
> 
> Review request for Default.
> 
> 
> Repository: gem5
> 
> 
> Description
> ---
> 
> arm: Fix register index printing
> 
> 
> Diffs
> -
> 
>   src/arch/arm/insts/static_inst.cc b29aca3fcb75 
>   src/arch/arm/insts/vfp.cc b29aca3fcb75 
> 
> Diff: http://reviews.gem5.org/r/3641/diff/
> 
> 
> Testing
> ---
> 
> 
> Thanks,
> 
> Fernando Endo
> 
>

___
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev

Re: [gem5-dev] AArch64 patch: making guarded insts microcoded

[Giacomo Gabrielli]

Hi Fernando,
Thanks for your contribution.
In general, I’d say that these instructions tend to capture common patterns 
that could map well to a “fast-path” implementation.
Cracking them in a conservative way might end up jeopardising their goal, as 
more aggressive implementations could be possible, so I’d recommend to leave 
the default “vanilla” implementation as it is and avoid cracking.
The other option could be to include your changes as a decoder flavour - see 
commit d3d15974 - and leave the non-cracked version as default choice.

Thanks,
Giacomo





On 14/10/2016, 14:26, "gem5-dev on behalf of Fernando Endo" 
 wrote:

>Hello all,
>
>I'd like to know if the following patch may interest the community.
>
>I split conditionally executed AArch64 instructions into two or three uops,
>in order to use at most 3 register file ports, instead of 4 in the current
>code. The vast majority if not all AArch64 uops use up to 3 RF ports.
>
>More specifically:
>
>CSEL (and similarly CSINC, CSINV, CSNEG FCSEL) are split as follows:
>CSEL Rd, Rn, Rm, cond
>uop 1: (cond) ? Tmp0 = Rn : 0
>uop 2: (!cond) ? Tmp1 = Rm : 0
>uop 3: Rd = Tmp0 + Tmp1
>
>CCMN  (and similarly CCMP, FCCMP) are split as:
>CCMP Rn, Rm, #imm, cond
>uop 1: Tmp_nzcv = CMP Rn, Rm
>uop 2: (cond) ? nzcv = Tmp_nzcv : #imm
>
>Just asking because the patch works in my branch, I didn't rebase/test over
>gem5 mainstream.
>
>Regards,
>
>--
>Fernando A. Endo, Post-doc
>
>INRIA Rennes-Bretagne Atlantique
>France
>___
>gem5-dev mailing list
>gem5-dev@gem5.org
>http://m5sim.org/mailman/listinfo/gem5-dev
IMPORTANT NOTICE: The contents of this email and any attachments are 
confidential and may also be privileged. If you are not the intended recipient, 
please notify the sender immediately and do not disclose the contents to any 
other person, use it for any purpose, or store or copy the information in any 
medium. Thank you.
___
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev

[gem5-dev] changeset in gem5: config: Make configs/common a Python package

[Andreas Hansson]

changeset 612f75cf36a0 in /z/repo/gem5
details: http://repo.gem5.org/gem5?cmd=changeset;node=612f75cf36a0
description:
config: Make configs/common a Python package

Continue along the same line as the recent patch that made the
Ruby-related config scripts Python packages and make also the
configs/common directory a package.

All affected config scripts are updated (hopefully).

Note that this change makes it apparent that the current organisation
and naming of the config directory and its subdirectories is rather
chaotic. We mix scripts that are directly invoked with scripts that
merely contain convenience functions. While it is not addressed in
this patch we should follow up with a re-organisation of the
config structure, and renaming of some of the packages.

diffstat:

 configs/common/__init__.py|  36 +++
 configs/dist/sw.py|   6 ++--
 configs/dram/lat_mem_rd.py|   6 ++--
 configs/dram/sweep.py |   4 +-
 configs/example/apu_se.py |   7 ++---
 configs/example/arm/devices.py|   6 ++--
 configs/example/arm/fs_bigLITTLE.py   |   7 +++--
 configs/example/etrace_replay.py  |  12 
 configs/example/fs.py |  17 ++--
 configs/example/garnet_synth_traffic.py   |   4 +-
 configs/example/hmctest.py|   7 +++--
 configs/example/ruby_direct_test.py   |   4 +-
 configs/example/ruby_gpu_random_test.py   |   4 +-
 configs/example/ruby_mem_test.py  |   4 +-
 configs/example/ruby_random_test.py   |   4 +-
 configs/example/se.py |  15 +--
 configs/learning_gem5/part1/caches.py |   2 +-
 configs/learning_gem5/part1/two_level.py  |   4 +-
 configs/ruby/Ruby.py  |   2 +-
 configs/splash2/cluster.py|   2 -
 configs/splash2/run.py|   2 -
 tests/configs/alpha_generic.py|   6 ++--
 tests/configs/arm_generic.py  |  10 +++---
 tests/configs/base_config.py  |   6 ++--
 tests/configs/checkpoint.py   |   1 -
 tests/configs/gpu-randomtest-ruby.py  |   3 +-
 tests/configs/gpu-ruby.py |   5 +--
 tests/configs/learning-gem5-p1-two-level.py   |   2 +-
 tests/configs/memtest-filter.py   |   4 +-
 tests/configs/memtest-ruby.py |   3 +-
 tests/configs/memtest.py  |   4 +-
 tests/configs/o3-timing-mp-ruby.py|   1 -
 tests/configs/o3-timing-mt.py |   2 +-
 tests/configs/o3-timing-ruby.py   |   2 -
 tests/configs/o3-timing.py|   2 +-
 tests/configs/pc-simple-timing-ruby.py|   8 ++---
 tests/configs/realview-o3-checker.py  |   2 +-
 tests/configs/realview-o3-dual.py |   2 +-
 tests/configs/realview-o3.py  |   2 +-
 tests/configs/realview64-o3-checker.py|   2 +-
 tests/configs/realview64-o3-dual.py   |   2 +-
 tests/configs/realview64-o3.py|   2 +-
 tests/configs/rubytest-ruby.py|   3 +-
 tests/configs/simple-timing-mp-ruby.py|   3 +-
 tests/configs/simple-timing-ruby.py   |   3 +-
 tests/configs/switcheroo.py   |   4 +-
 tests/configs/t1000-simple-atomic.py  |   4 +-
 tests/configs/twosys-tsunami-simple-atomic.py |   6 ++--
 tests/configs/x86_generic.py  |   8 +++---
 49 files changed, 138 insertions(+), 119 deletions(-)

diffs (truncated from 795 to 300 lines):

diff -r 074694750c5d -r 612f75cf36a0 configs/common/__init__.py
--- a/configs/common/__init__.pyFri Oct 14 09:02:03 2016 -0500
+++ b/configs/common/__init__.pyFri Oct 14 10:37:38 2016 -0400
@@ -0,0 +1,36 @@
+# Copyright (c) 2016 ARM Limited
+# All rights reserved.
+#
+# The license below extends only to copyright in the software and shall
+# not be construed as granting a license to any other intellectual
+# property including but not limited to intellectual property relating
+# to a hardware implementation of the functionality of the software
+# licensed hereunder.  You may use the software subject to the license
+# terms below provided that you ensure that this notice is replicated
+# unmodified and in its entirety in all distributions of the software,
+# modified or unmodified, in source code or in binary form.
+#
+# Redistribution and use in source and binary forms, with or without
+# modification, are permitted provided that the following conditions are
+# met: redistributions of source code must retain the above copyright
+# notice, this list of conditions and the following disclaimer;
+# redistributions in binary form must reproduce the above copyright
+# notice, 

[gem5-dev] Review Request 3667: arm: AArch64 report cache size correctly when reading CTR_EL0

[Bjoern A. Zeeb]

---
This is an automatically generated e-mail. To reply, visit:
http://reviews.gem5.org/r/3667/
---

Review request for Default and Andreas Sandberg.


Repository: gem5


Description
---

Trying to read MISCREG_CTR_EL0 on AArch64 returned 0 as is was not 
implmemented.  With that an operating system relying on the cache line sizes 
reported in order to manage the caches would (a) panic given the returned value 
0 is not valid (high bit is RES1) or (b) worst case would assume a cache line 
size of 4 doing a tremendous amount of extra instruction work (including 
fetching).  Return the same values as for ARMv7 as the fields seem to be the 
same, or RES0/1 seem to be reported accordingly for AArch64

In collaboration with:  Andrew Turner


Diffs
-

  src/arch/arm/isa.cc 9c7b55faea5d 

Diff: http://reviews.gem5.org/r/3667/diff/


Testing
---

Checked on FreeBSD boots with extra printfs;  also observed a reduction of a 
factor of about 10 in instruction fetches for a simple micro-test.


Thanks,

Bjoern A. Zeeb

___
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev

[gem5-dev] Patches ready to push?

[Jason Lowe-Power]

Hi all,

It's been awhile since I've gone through and pushed patches that are ready
on reviewboard. This weekend I'm going to try to clear out some backlog. If
you don't have commit access and have a patch that's marked as "Ship It",
let me know and I'll push it this weekend.

Patches I'm planning on pushing:
http://reviews.gem5.org/r/3543/
http://reviews.gem5.org/r/3547/
http://reviews.gem5.org/r/3582/
http://reviews.gem5.org/r/3623/
http://reviews.gem5.org/r/3639/

Thanks,
Jason
___
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev

Re: [gem5-dev] Stable release

[Jason Lowe-Power]

Hi all,

Could someone actually do this? I don't have permission (or know how) to
manage the repositories.

Alternatively, someone could give me access, and I can figure it out and
take care of it ;).

Thanks,
Jason

On Fri, Oct 7, 2016 at 9:34 AM Pierre-Yves Péneau <
pierre-yves.pen...@lirmm.fr> wrote:

> I am glad to see that my email leads to quick response and action :-)
>
> Thank you all.
>
>
>
> On 10/07/2016 04:04 PM, Jason Lowe-Power wrote:
>
> > Thanks for getting back to me everyone. I'm going to send out a message
> to
>
> > gem5-users to make sure there are no other objections. If there's nothing
>
> > in about a week, we should shut down gem5-stable.
>
> >
>
> > Who knows how to do this / has the access to do it? I don't.
>
> >
>
> > Thanks,
>
> > Jason
>
> >
>
> > On Mon, Oct 3, 2016 at 5:59 AM Andreas Sandberg <
> andreas.sandb...@arm.com>
>
> > wrote:
>
> >
>
> >> +1 for #1 from me as well.
>
> >>
>
> >> Ideally, I’d like to see #3, but I don’t think we can make that work at
>
> >> the moment.
>
> >>
>
> >> //Andreas
>
> >>
>
> >> On 03/10/2016, 01:06, "gem5-dev on behalf of Steve Reinhardt" <
>
> >> gem5-dev-boun...@gem5.org on behalf
> of
>
> >> ste...@gmail.com> wrote:
>
> >>
>
> >> I agree with #1. The existence of gem5-stable is just confusing, since
> we
>
> >> don't have a good process to keep it up-to-date.
>
> >>
>
> >> Steve
>
> >>
>
> >>
>
> >> On Fri, Sep 30, 2016 at 8:56 AM Beckmann, Brad 
> >> >
>
> >> wrote:
>
> >>
>
> >> I strongly support 1 as well.
>
> >>
>
> >> Brad
>
> >>
>
> >>
>
> >> -Original Message-
>
> >> From: gem5-dev [mailto:gem5-dev-boun...@gem5.org] On Behalf Of Andreas
>
> >> Hansson
>
> >> Sent: Friday, September 30, 2016 7:03 AM
>
> >> To: gem5 Developer List >
>
> >> Subject: Re: [gem5-dev] Stable release
>
> >>
>
> >> Hi Jason,
>
> >>
>
> >> I support 1 for now (based on example the argument you mention). Once we
>
> >> have moved to git we can reconsider.
>
> >>
>
> >> Andreas
>
> >>
>
> >> On 30/09/2016, 15:00, "gem5-dev on behalf of Jason Lowe-Power"
>
> >>  on behalf
> of
>
> >> ja...@lowepower.com> wrote:
>
> >>
>
> >>> Thanks for bringing this up. It's been a long time since we've
>
> >>> discussed gem5-stable on the mailing list.
>
> >>>
>
> >>> I propose that we come up with a few options on what we, as a
>
> >>> community, want to do with gem5-stable, vote on them, and then stick to
>
> >> our decision.
>
> >>> Below is what I see are the options. If anyone else has other ideas,
>
> >>> please chime in!
>
> >>>
>
> >>> 1. Get rid of gem5-stable.
>
> >>> 2. Continue with the previous approach of tagging gem5 every quarter
>
> >>> and releasing a gem5-stable branch.
>
> >>> 3. Develop a process of milestones and release after each milestone is
>
> >>> complete. Between milestone releases, we can backport bugfixes into
>
> >>> gem5-stable.
>
> >>>
>
> >>> My opinions:
>
> >>> 1. gem5-stable is no more bug-free than gem5-dev. It's only "stable" in
>
> >>> the sense that we never commit to it. *I think this is what we should
>
> >>> do for
>
> >>> now.*
>
> >>> 2. I don't think that the previous gem5-stable approach of tagging gem5
>
> >>> quarterly provides any added benefit. Users can just as easily clone
>
> >>> gem5-dev and just not update if they want a "stable" platform. That's
>
> >>> all gem5-stable was anyway.
>
> >>> 3. I think having milestones and true "releases" would be the best
>
> >>> thing we can do. However, I don't think we are currently at a place
>
> >>> where we can implement this. If I'm wrong, and someone in the community
>
> >>> wants to step up and take this responsibility, I think it would really
>
> >>> benefit our users.
>
> >>>
>
> >>> What do other's think?
>
> >>>
>
> >>> Cheers,
>
> >>> Jason
>
> >>>
>
> >>>
>
> >>>
>
> >>> On Fri, Sep 30, 2016 at 4:24 AM Pierre-Yves Péneau <
>
> >>> pierre-yves.pen...@lirmm.fr>
> wrote:
>
> >>>
>
>  Hi all,
>
> 
>
>  Since September 2015, gem5 has no stable version. However, a high
>
>  activity has been observed this year, and a lot of major features
>
>  have been added (big.LITTLE support, power modeling, new GPUs,
>
>  ElasticTraces etc..). I am wondering if there is any plan to release
>
>  a new stable version in the next weeks/months ?
>
> 
>
>  Thank you.
>
> 
>
>  --
>
>  +-+
>
>  | Pierre-Yves Péneau - PhD student |  first.last at lirmm.fr  |
>
>  | LIRMM / CNRS - SYSMIC team   |+ 33 4 67 41 86 33
> <+33%204%2067%2041%2086%2033>
>
> >> <+33%204%2067%2041%2086%2033>|
>
>  | Building 4 Office H2.2   |http://walafc0.org|
>
>  

Re: [gem5-dev] Review Request 3604: base: Output all AddrRange parameters to config.ini

[Andreas Hansson]

> On Aug. 17, 2016, 10:35 a.m., Andreas Hansson wrote:
> > No objections. We have been thinking of making this simpler, by creating a 
> > notion of PortGroups, and let the group be responsible for any 
> > hash/interleaving. Until we actually get to the point of implementing this 
> > I agree that we should proceed with your patch.

Should this be marked submitted? Also, was the CXX parser updated to 
accommodate the change?


- Andreas


---
This is an automatically generated e-mail. To reply, visit:
http://reviews.gem5.org/r/3604/#review8646
---


On Aug. 4, 2016, 5:56 p.m., Matthew Poremba wrote:
> 
> ---
> This is an automatically generated e-mail. To reply, visit:
> http://reviews.gem5.org/r/3604/
> ---
> 
> (Updated Aug. 4, 2016, 5:56 p.m.)
> 
> 
> Review request for Default.
> 
> 
> Repository: gem5
> 
> 
> Description
> ---
> 
> Changeset 11594:805067369ea7
> ---
> base: Output all AddrRange parameters to config.ini
> 
> Currently only 'start' and 'end' of AddrRange are printed in config.ini.
> This causes address ranges to be overlapping when loading a c++-only
> config with interleaved addresses using CxxConfigManger. This patch adds
> prints for the interleave and XOR bits to config.ini such that address
> ranges are properly setup with cxx config.
> 
> 
> Diffs
> -
> 
>   src/python/m5/params.py ba45735a726a4582e63561ab3dc741d7f0890447 
> 
> Diff: http://reviews.gem5.org/r/3604/diff/
> 
> 
> Testing
> ---
> 
> 
> Thanks,
> 
> Matthew Poremba
> 
>

___
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev

[gem5-dev] changeset in gem5: stats: Add more information to uninitialized ...

[Jason Lowe-Power]

changeset 074694750c5d in /z/repo/gem5
details: http://repo.gem5.org/gem5?cmd=changeset;node=074694750c5d
description:
stats: Add more information to uninitialized error

ClockedObject was changed to require its regStats() to be called from 
every
child class. If you forget to do this, the error was indecipherable. 
This
patch makes the error more clear.

diffstat:

 src/base/statistics.cc |  4 +++-
 1 files changed, 3 insertions(+), 1 deletions(-)

diffs (14 lines):

diff -r b4d943429dc6 -r 074694750c5d src/base/statistics.cc
--- a/src/base/statistics.ccThu Oct 13 23:21:40 2016 +0100
+++ b/src/base/statistics.ccFri Oct 14 09:02:03 2016 -0500
@@ -221,7 +221,9 @@
 #ifdef DEBUG
 cprintf("this is stat number %d\n", id);
 #endif
-panic("Not all stats have been initialized");
+panic("Not all stats have been initialized.\n"
+  "You may need to add ::regStats() to a"
+  " new SimObject's regStats() function.");
 return false;
 }
 
___
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev

[gem5-dev] AArch64 patch: making guarded insts microcoded

[Fernando Endo]

Hello all,

I'd like to know if the following patch may interest the community.

I split conditionally executed AArch64 instructions into two or three uops,
in order to use at most 3 register file ports, instead of 4 in the current
code. The vast majority if not all AArch64 uops use up to 3 RF ports.

More specifically:

CSEL (and similarly CSINC, CSINV, CSNEG FCSEL) are split as follows:
CSEL Rd, Rn, Rm, cond
uop 1: (cond) ? Tmp0 = Rn : 0
uop 2: (!cond) ? Tmp1 = Rm : 0
uop 3: Rd = Tmp0 + Tmp1

CCMN  (and similarly CCMP, FCCMP) are split as:
CCMP Rn, Rm, #imm, cond
uop 1: Tmp_nzcv = CMP Rn, Rm
uop 2: (cond) ? nzcv = Tmp_nzcv : #imm

Just asking because the patch works in my branch, I didn't rebase/test over
gem5 mainstream.

Regards,

--
Fernando A. Endo, Post-doc

INRIA Rennes-Bretagne Atlantique
France
___
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev

Re: [gem5-dev] Review Request 3663: config: Make configs/common a Python package

[Andreas Hansson]

---
This is an automatically generated e-mail. To reply, visit:
http://reviews.gem5.org/r/3663/
---

(Updated Oct. 14, 2016, 11:19 a.m.)


Review request for Default.


Repository: gem5


Description (updated)
---

Changeset 11681:a9f0fce013bb
---
config: Make configs/common a Python package

Continue along the same line as the recent patch that made the
Ruby-related config scripts Python packages and make also the
configs/common directory a package.

All affected config scripts are updated (hopefully).

Note that this change makes it apparent that the current organisation
and naming of the config directory and its subdirectories is rather
chaotic. We mix scripts that are directly invoked with scripts that
merely contain convenience functions. While it is not addressed in
this patch we should follow up with a re-organisation of the
config structure, and renaming of some of the packages.


Diffs (updated)
-

  configs/example/ruby_direct_test.py b4d943429dc6 
  configs/example/ruby_gpu_random_test.py b4d943429dc6 
  configs/example/ruby_mem_test.py b4d943429dc6 
  configs/example/ruby_random_test.py b4d943429dc6 
  configs/example/se.py b4d943429dc6 
  configs/learning_gem5/part1/caches.py b4d943429dc6 
  configs/learning_gem5/part1/two_level.py b4d943429dc6 
  configs/ruby/Ruby.py b4d943429dc6 
  configs/splash2/cluster.py b4d943429dc6 
  configs/splash2/run.py b4d943429dc6 
  tests/configs/alpha_generic.py b4d943429dc6 
  tests/configs/arm_generic.py b4d943429dc6 
  tests/configs/base_config.py b4d943429dc6 
  tests/configs/checkpoint.py b4d943429dc6 
  tests/configs/gpu-randomtest-ruby.py b4d943429dc6 
  tests/configs/gpu-ruby.py b4d943429dc6 
  tests/configs/learning-gem5-p1-two-level.py b4d943429dc6 
  tests/configs/memtest-filter.py b4d943429dc6 
  tests/configs/memtest-ruby.py b4d943429dc6 
  tests/configs/memtest.py b4d943429dc6 
  tests/configs/o3-timing-mp-ruby.py b4d943429dc6 
  tests/configs/o3-timing-mt.py b4d943429dc6 
  tests/configs/o3-timing-ruby.py b4d943429dc6 
  tests/configs/o3-timing.py b4d943429dc6 
  tests/configs/pc-simple-timing-ruby.py b4d943429dc6 
  tests/configs/realview-o3-checker.py b4d943429dc6 
  tests/configs/realview-o3-dual.py b4d943429dc6 
  tests/configs/realview-o3.py b4d943429dc6 
  tests/configs/realview64-o3-checker.py b4d943429dc6 
  tests/configs/realview64-o3-dual.py b4d943429dc6 
  tests/configs/realview64-o3.py b4d943429dc6 
  tests/configs/rubytest-ruby.py b4d943429dc6 
  tests/configs/simple-timing-mp-ruby.py b4d943429dc6 
  tests/configs/simple-timing-ruby.py b4d943429dc6 
  tests/configs/switcheroo.py b4d943429dc6 
  tests/configs/t1000-simple-atomic.py b4d943429dc6 
  tests/configs/twosys-tsunami-simple-atomic.py b4d943429dc6 
  tests/configs/x86_generic.py b4d943429dc6 
  configs/common/__init__.py b4d943429dc6 
  configs/dist/sw.py b4d943429dc6 
  configs/dram/lat_mem_rd.py b4d943429dc6 
  configs/dram/sweep.py b4d943429dc6 
  configs/example/apu_se.py b4d943429dc6 
  configs/example/arm/devices.py b4d943429dc6 
  configs/example/arm/fs_bigLITTLE.py b4d943429dc6 
  configs/example/etrace_replay.py b4d943429dc6 
  configs/example/fs.py b4d943429dc6 
  configs/example/garnet_synth_traffic.py b4d943429dc6 
  configs/example/hmctest.py b4d943429dc6 

Diff: http://reviews.gem5.org/r/3663/diff/


Testing
---


Thanks,

Andreas Hansson

___
gem5-dev mailing list
gem5-dev@gem5.org
http://m5sim.org/mailman/listinfo/gem5-dev

[gem5-dev] Cron <m5test@zizzer> /z/m5/regression/do-regression quick

[Cron Daemon]

* 
build/ALPHA/tests/opt/quick/se/03.learning-gem5/alpha/linux/learning-gem5-p1-simple:
 passed.
* build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/o3-timing: passed.
* build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/simple-atomic: passed.
* build/ALPHA/tests/opt/quick/se/60.rubytest/alpha/linux/rubytest-ruby: 
passed.
* build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/minor-timing: passed.
* 
build/ALPHA/tests/opt/quick/fs/10.linux-boot/alpha/linux/tsunami-simple-atomic-dual:
 passed.
* 
build/ALPHA_MOESI_hammer/tests/opt/quick/se/60.rubytest/alpha/linux/rubytest-ruby-MOESI_hammer:
 passed.
* 
build/ALPHA_MOESI_hammer/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby-MOESI_hammer:
 passed.
* 
build/ALPHA_MOESI_hammer/tests/opt/quick/se/00.hello/alpha/linux/simple-timing-ruby-MOESI_hammer:
 passed.
* 
build/ALPHA_MESI_Two_Level/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby-MESI_Two_Level:
 passed.
* 
build/ALPHA_MESI_Two_Level/tests/opt/quick/se/00.hello/alpha/linux/simple-timing-ruby-MESI_Two_Level:
 passed.
* 
build/ALPHA_MESI_Two_Level/tests/opt/quick/se/60.rubytest/alpha/linux/rubytest-ruby-MESI_Two_Level:
 passed.
* 
build/ALPHA_MOESI_CMP_directory/tests/opt/quick/se/60.rubytest/alpha/linux/rubytest-ruby-MOESI_CMP_directory:
 passed.
* 
build/ALPHA_MOESI_CMP_directory/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory:
 passed.
* 
build/ALPHA/tests/opt/quick/fs/10.linux-boot/alpha/linux/tsunami-simple-atomic: 
passed.
* 
build/ALPHA_MOESI_CMP_directory/tests/opt/quick/se/00.hello/alpha/linux/simple-timing-ruby-MOESI_CMP_directory:
 passed.
* build/ALPHA/tests/opt/quick/se/70.twolf/alpha/tru64/simple-atomic: passed.
* build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby: 
passed.
* build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/simple-timing: passed.
* 
build/ALPHA_MESI_Two_Level/tests/opt/quick/se/50.memtest/alpha/linux/memtest-ruby-MESI_Two_Level:
 passed.
* build/ALPHA/tests/opt/quick/se/50.memtest/alpha/linux/memtest-ruby: 
passed.
* build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/simple-atomic: passed.
* build/ALPHA/tests/opt/quick/se/50.vortex/alpha/tru64/simple-timing: 
passed.
* build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/o3-timing: passed.
* 
build/ALPHA/tests/opt/quick/se/03.learning-gem5/alpha/linux/learning-gem5-p1-two-level:
 passed.
* build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/minor-timing: passed.
* 
build/ALPHA_MOESI_hammer/tests/opt/quick/se/50.memtest/alpha/linux/memtest-ruby-MOESI_hammer:
 passed.
* build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing: passed.
* build/ALPHA/tests/opt/quick/se/01.hello-2T-smt/alpha/linux/o3-timing-mt: 
passed.
* build/ALPHA/tests/opt/quick/se/00.hello/alpha/linux/simple-timing-ruby: 
passed.
* build/ALPHA/tests/opt/quick/se/50.vortex/alpha/tru64/simple-atomic: 
passed.
* 
build/ALPHA_MOESI_CMP_directory/tests/opt/quick/se/50.memtest/alpha/linux/memtest-ruby-MOESI_CMP_directory:
 passed.
* 
build/ALPHA/tests/opt/quick/fs/10.linux-boot/alpha/linux/tsunami-simple-timing: 
passed.
* 
build/ALPHA/tests/opt/quick/fs/10.linux-boot/alpha/linux/tsunami-simple-timing-dual:
 passed.
* 
build/ALPHA_MOESI_CMP_token/tests/opt/quick/se/60.rubytest/alpha/linux/rubytest-ruby-MOESI_CMP_token:
 passed.
* 
build/ALPHA_MOESI_CMP_token/tests/opt/quick/se/00.hello/alpha/linux/simple-timing-ruby-MOESI_CMP_token:
 passed.
* 
build/ALPHA_MOESI_CMP_token/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing-ruby-MOESI_CMP_token:
 passed.
* build/ALPHA/tests/opt/quick/se/30.eon/alpha/tru64/simple-atomic: passed.
* 
build/MIPS/tests/opt/quick/se/03.learning-gem5/mips/linux/learning-gem5-p1-simple:
 passed.
* build/ALPHA/tests/opt/quick/se/70.twolf/alpha/tru64/simple-timing: passed.
* build/NULL/tests/opt/quick/se/50.memtest/null/none/memtest: passed.
* build/NULL/tests/opt/quick/se/70.tgen/null/none/tgen-simple-mem: passed.
* 
build/MIPS/tests/opt/quick/se/03.learning-gem5/mips/linux/learning-gem5-p1-two-level:
 passed.
* build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing: passed.
* build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-timing-ruby: 
passed.
* build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-timing: passed.
* build/NULL/tests/opt/quick/se/50.memtest/null/none/memtest-filter: passed.
* build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-atomic: passed.
* build/NULL/tests/opt/quick/se/70.tgen/null/none/tgen-dram-ctrl: passed.
* build/NULL/tests/opt/quick/se/51.memcheck/null/none/memcheck: passed.
* build/POWER/tests/opt/quick/se/00.hello/power/linux/o3-timing: 
passed.* build/POWER/tests/opt/quick/se/00.hello/power/linux/simple-atomic: 
passed.
* build/SPARC/tests/opt/quick/se/00.hello/sparc/linux/simple-timing: