[gem5-users] m5_ops ROI

[Abhishek Singh via gem5-users]

Hello,

How do the functions m5_work_begin and m5_work_end operate? I've
incorporated them into my code while running FS mode. Does it generate
multiple statistics when my fs script includes m5 dumpresetstats after
booting and utilizes m5_work_begin(0,0) before a function call, followed by
m5_work_end(0,0) after the function call?
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org

[gem5-users] Questions about classic cache prefetcher stat defination

[Abhishek Singh via gem5-users]

Hello,


Does anyone know why doesn't the prefetcher coverage statistic in the
classic cache account for the pfUsefulButMiss metric? The existing
definition of coverage and accuracy appears flawed, as it fails to
incorporate pfUsefulButMiss in calculating the true useful prefetches
(pfUseful - pfUsefulButMiss).
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org

[gem5-users] Branch Misprediction counters

[Abhishek Singh via gem5-users]

Hello,

I've observed that there are three counters that keep track of branch
misprediction at different stages, specifically Decode, IEW, and Commit.


   1. Could anyone confirm if my understanding is correct that the Decode
   counter   (system.chips.clusters.cpu_groups0.cpus.decode.branchMispred) is
   separate from the Commit counter
   (system.chips.clusters.cpu_groups0.cpus.commit.branchMispredicts)?
   2. Are IEW branchMispredicts
   (system.chips.clusters.cpu_groups0.cpus.iew.branchMispredicts) included in
   the Commit counter?

Thank you,
Abhishek Singh
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org

[gem5-users] Enable prefetcher for CHI protocol

[Abhishek Singh via gem5-users]

Hello,

Is it possible to use prefetcher with CHI protocol for a ruby memory system
with the current CHI model implementation?

I noticed that the CHI config file has an assertion condition on setting
prefetcher.

How does the prefetcher model in ruby interact with the coherence protocol?
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org

[gem5-users] Ruby Prefetcher

[Abhishek Singh via gem5-users]

Hello,
I would like to know if anyone knows of a protocol implemented in Ruby with
all the cache levels prefetcher modeling. I have been researching this
topic and am still trying to find a clear answer. If anyone has any
insights or knowledge on this matter, I would greatly appreciate your input.

I found that both MESI_Two_Level and MESI_Three_Level have level 1
prefetcher, but I'm curious if there are any ongoing developments to
integrate prefetcher to other levels.
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org

[gem5-users] Re: To know about cpu switching in gem5

[Abhishek Singh via gem5-users]

Hi Krishna,

I hope you are doing well too.
The experiment which you described, I think gem5art group has been
successful to pull that off.
Here is the link
https://gem5art.readthedocs.io/en/latest/, you can see their SPEC benchmark
example as the starting point

On Sun, Nov 1, 2020 at 12:46 PM krishnan gosakan via gem5-users <
gem5-users@gem5.org> wrote:

> Hi all,
> I hope you all are doing well. I want to use gem5 to boot linux kernel,
> run a benchmark suite and collect stats about system performance. I am
> interested in running STREAM benchmark. The problem I am facing is running
> stream benchmark takes nearly 2 hours in TimingSimpleCPU. So, I just want
> to know if it is possible to run the linux booting in KVM and once booted
> switch to TimingSimpleCPU and run the benchmark in it. When I took a look
> at configs/examples/fs.py, I see that switch cpu is done between
> TimingSimpleCPU and detailed O3 CPU. I just want to know if the above
> mentioned switching is possible. I tried to do some minor changes to fs.py
> to accomplish this but failed. Want to know if anyone has done this before.
> Or is there any difficulty in this approach.
> Thank you.
>
> --
> Regards,
> Krishnan.
> ___
> gem5-users mailing list -- gem5-users@gem5.org
> To unsubscribe send an email to gem5-users-le...@gem5.org
> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

-- 
Best Regards,
Abhishek
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Re: Implementing Cache Replacement Policies

[Abhishek Singh via gem5-users]

Hi,

I think you should check already implemented policies in
src/mem/cache/replacement_policies and then design yours taking that as an
template/example.

In order to get information which you mentioned, you might have to
change/add arguments to accessBlock, findBlock, insertBlock, etc function
in base_set_assoc.

The information you are looking can be found in pkt class.

For simplicity you can also use fa_lru as template and change things in it
to implement replacement policies.

On Wed, Oct 28, 2020 at 11:46 AM Chongzhi Zhao via gem5-users <
gem5-users@gem5.org> wrote:

> Hi,
> I'm trying to evaluate a cache replacement policy with classic memory in
> SE mode. A few questions:
>
>1. The policy requires PC, address, and access type (demand
>read/writeback/prefetch) to be made visible. However, I don't see these
>exposed to the replacement policies. Where may I find them?
>2. The member functions are referenced in classes CacheMemory,
>SectorTags, and BaseSetAssoc. Which one of them would be relevant to
>classic memory?
>
> Cheers,
>
> *Chongzhi Zhao*
> ___
> gem5-users mailing list -- gem5-users@gem5.org
> To unsubscribe send an email to gem5-users-le...@gem5.org
> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

-- 
Best Regards,
Abhishek
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Re: How to run Python code with TensorFlow in Gem5 syscall emulation mode?

[Abhishek Singh via gem5-users]

Hi Hasan,
I have been trying to run tensorflow on gem5, have you tried full system?
I was able to run simple python code like hello on it.
Let me know if it works

On Fri, Oct 23, 2020 at 12:28 PM Hasan, S M Shamimul via gem5-users <
gem5-users@gem5.org> wrote:

> Hello,
>
> * I want to run cosmoGAN code inside Gem5. The cosmoGAN code is available
> here (https://github.com/MustafaMustafa/cosmoGAN). The cosmoGAN code is
> in Python language, which uses TensorFlow. To run some code inside the
> Gem5, I need a binary file of my code. Hence, how can I run cosmoGAN Python
> code in the Gem5 syscall emulation mode?
>
> * Earlier, I was interested to know how I can run a simple "Hello World"
> code in Gem5 syscall emulation mode. Therefore, I posted the following
> question in StackOverflow.
>
> StackOverflow Question Link:
> ===
>
> https://stackoverflow.com/questions/6344/is-it-possible-to-run-python-code-in-gem5-syscall-emulation-mode
>
> In the StackOverflow answer, Ciro Santilli told me to implement syscalls.
> I was getting an error for the "fchmod" syscall. Hence, I implemented it in
> the following file (/gem5/src/arch/x86/linux/process.cc) like below.
> However, it was not working for me. The Gem5 creates a large output file,
> and after that, it terminates.
>
> Syscall Implementation:
> ==
> { 91, "fchmod", fchmodFunc },
>
> * Please let me know how I can run cosmoGAN Python code (with TensorFlow)
> in the Gem5 syscall emulation mode?
>
> Thank you in advance.
>
> Sincerely,
> S.M.Shamimul Hasan
>
>
> ___
> gem5-users mailing list -- gem5-users@gem5.org
> To unsubscribe send an email to gem5-users-le...@gem5.org
> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

-- 
Best Regards,
Abhishek
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Re: Cache level 1 miss rate is the same with and without level 2 cache

[Abhishek Singh via gem5-users]

Hi,

I do not think that making the cache hierarchy deeper will have any effect
on 1'st level cache hit/miss rate.

Best regards,

Abhishek


On Thu, Oct 22, 2020 at 1:03 PM Abhishek Singh <
abhishek.singh199...@gmail.com> wrote:

> Hi,
>
> Does this happen with O3 CPU or just the in order CPU?
>
> On Thu, Oct 22, 2020 at 1:01 PM Muhammad Aamir via gem5-users <
> gem5-users@gem5.org> wrote:
>
>> Hi everyone,
>>
>> I have noticed that the stat:
>> "system.cpu.dcache.overall_miss_rate::total" is the same if I only use 1
>> level of cache or use the  system with a level 2 cache. As we know it
>> should change but it remains exactly the same, how is this possible? Would
>> someone be kind enough to explain why this is so or is there something I am
>> missing while configuring the config scripts?
>>
>>
>> the script that i am running with 2 level of caches: ./build/X86/gem5.opt
>>   ./configs/example/se.py --cmd=../../gapbs-master/src/pr7
>>  --cpu-type=TimingSimpleCPU --l1d_size=1kB --l1i_size=1kB  --l2_size=2kB
>> --cacheline_size=16 --caches --l2cache
>>
>>
>> the script that I am running with just 1 level of
>> cache:  ./build/X86/gem5.opt   ./configs/example/se.py
>> --cmd=../../gapbs-master/src/pr7  --cpu-type=TimingSimpleCPU --l1d_size=1kB
>> --l1i_size=1kB   --cacheline_size=16 --cache
>>
>> any explanation would be highly appreciated.
>>
>> Thanks
>> ___
>> gem5-users mailing list -- gem5-users@gem5.org
>> To unsubscribe send an email to gem5-users-le...@gem5.org
>> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
>
> --
> Best Regards,
> Abhishek
>
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Re: Cache level 1 miss rate is the same with and without level 2 cache

[Abhishek Singh via gem5-users]

Hi,

Does this happen with O3 CPU or just the in order CPU?

On Thu, Oct 22, 2020 at 1:01 PM Muhammad Aamir via gem5-users <
gem5-users@gem5.org> wrote:

> Hi everyone,
>
> I have noticed that the stat: "system.cpu.dcache.overall_miss_rate::total"
> is the same if I only use 1 level of cache or use the  system with a level
> 2 cache. As we know it should change but it remains exactly the same, how
> is this possible? Would someone be kind enough to explain why this is so or
> is there something I am missing while configuring the config scripts?
>
>
> the script that i am running with 2 level of caches: ./build/X86/gem5.opt
>   ./configs/example/se.py --cmd=../../gapbs-master/src/pr7
>  --cpu-type=TimingSimpleCPU --l1d_size=1kB --l1i_size=1kB  --l2_size=2kB
> --cacheline_size=16 --caches --l2cache
>
>
> the script that I am running with just 1 level of
> cache:  ./build/X86/gem5.opt   ./configs/example/se.py
> --cmd=../../gapbs-master/src/pr7  --cpu-type=TimingSimpleCPU --l1d_size=1kB
> --l1i_size=1kB   --cacheline_size=16 --cache
>
> any explanation would be highly appreciated.
>
> Thanks
> ___
> gem5-users mailing list -- gem5-users@gem5.org
> To unsubscribe send an email to gem5-users-le...@gem5.org
> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

-- 
Best Regards,
Abhishek
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Re: GDB debug help

[Abhishek Singh via gem5-users]

Hi Yuan,

I use it all the time to see where my implementation is failing, the way
you can do it is

1. Compile gem5 in debug mode (you can do opt too but I prefer debug)
2. Run the application with gdb - - args (gem5 cli command)
3. Then run the application(type “r”)
4. Type “bt” to perform backtrace

On Fri, Oct 2, 2020 at 12:13 PM Shougang Yuan  wrote:

> Hi, Abhishek,
>
> Thanks for your help. Do you have any hints about gdb backtrace in gem5? I
> am new to gdb debugging.
>
> Best regards.
>
> On Fri, Oct 2, 2020 at 12:03 PM Abhishek Singh <
> abhishek.singh199...@gmail.com> wrote:
>
>> Hi Yuan,
>>
>> Can you just backtrace using gdb, this will directly point the gem5
>> function which is giving the error?
>>
>> On Fri, Oct 2, 2020 at 12:01 PM Shougang Yuan via gem5-users <
>> gem5-users@gem5.org> wrote:
>>
>>> Hi, Giacomo,
>>>
>>> Thanks for your help. I am currently suffering a new problem. I set the
>>> break tick to be a relatively large number because the segmentation faults
>>> in my simulation happen after several millions of instructions, and the gdb
>>> has run the whole night up to now but it still can not reach the tick I
>>> want to look at. So do you know how to jump to the interesting program
>>> phase more quickly?
>>>
>>> Best regards.
>>> Shougang
>>>
>>> On Fri, Oct 2, 2020 at 5:49 AM Giacomo Travaglini <
>>> giacomo.travagl...@arm.com> wrote:
>>>
>>>> Hi Shougang
>>>>
>>>>
>>>>
>>>> curTick is a function as you can see from:
>>>>
>>>>
>>>>
>>>> (gdb) p curTick
>>>> $1 = {Tick (void)} 0x562aea48 
>>>>
>>>>
>>>>
>>>> Could you try doing:
>>>>
>>>>
>>>>
>>>> (gdb) p curTick()
>>>>
>>>>
>>>>
>>>> It should display the current Tick time
>>>>
>>>>
>>>>
>>>> Giacomo
>>>>
>>>>
>>>>
>>>> *From:* Shougang Yuan via gem5-users 
>>>> *Sent:* 02 October 2020 04:00
>>>> *To:* gem5 users mailing list 
>>>> *Cc:* Shougang Yuan 
>>>> *Subject:* [gem5-users] GDB debug help
>>>>
>>>>
>>>>
>>>> Hi, All,
>>>>
>>>>
>>>>
>>>> I am running simulation in se mode and trying to use gdb debug a
>>>> segmentation fault. Through trace debug, I found that the simulation
>>>> suffers a segmentation fault in tick 534558604750.
>>>>
>>>>
>>>>
>>>> To figure out the reason for this bug, I launched the gdb debugger. But
>>>> I suffered some weird results. Usually, when using gdb debug, we use
>>>> "--debug-break" or "schedBrak()" to set breakpoint. And we can use "p
>>>> curTick" to dump out the current tick.
>>>>
>>>>
>>>>
>>>> My simulation stopped at tick 534558604750, and I sched the break in
>>>> tick 100. It is much more early than the time when this memory bug
>>>> happens. But when I call "p curTick", the gdb dumped out something like the
>>>> following:
>>>>
>>>>
>>>>
>>>> Program received signal SIGTRAP, Trace/breakpoint trap.
>>>> 0x75c28237 in kill () at ../sysdeps/unix/syscall-template.S:78
>>>> 78 ../sysdeps/unix/syscall-template.S: No such file or directory.
>>>> (gdb) p curTick
>>>> $1 = {Tick (void)} 0x562aea48 
>>>> (gdb) p _curTick
>>>> No symbol "_curTick" in current context.
>>>> (gdb)
>>>>
>>>>
>>>>
>>>> And when I set the breakpoint time to tick 2000, this is the very
>>>> beginning of the simulation, I still can not dump out the current tick
>>>> value.
>>>>
>>>>
>>>>
>>>> So what's wrong with it? Can some please help me out? Thanks for your
>>>> help.
>>>>
>>>>
>>>>
>>>> Best regards.
>>>>
>>>> Yuan
>>>> IMPORTANT NOTICE: The contents of this email and any attachments are
>>>> confidential and may also be privileged. If you are not the intended
>>>> recipient, please notify the sender immediately and do not disclose the
>>>> contents to any other person, use it for any purpose, or store or copy the
>>>> information in any medium. Thank you.
>>>>
>>> ___
>>> gem5-users mailing list -- gem5-users@gem5.org
>>> To unsubscribe send an email to gem5-users-le...@gem5.org
>>> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
>>
>> --
>> Best Regards,
>> Abhishek
>>
> --
Best Regards,
Abhishek
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Re: GDB debug help

[Abhishek Singh via gem5-users]

Hi Yuan,

Can you just backtrace using gdb, this will directly point the gem5
function which is giving the error?

On Fri, Oct 2, 2020 at 12:01 PM Shougang Yuan via gem5-users <
gem5-users@gem5.org> wrote:

> Hi, Giacomo,
>
> Thanks for your help. I am currently suffering a new problem. I set the
> break tick to be a relatively large number because the segmentation faults
> in my simulation happen after several millions of instructions, and the gdb
> has run the whole night up to now but it still can not reach the tick I
> want to look at. So do you know how to jump to the interesting program
> phase more quickly?
>
> Best regards.
> Shougang
>
> On Fri, Oct 2, 2020 at 5:49 AM Giacomo Travaglini <
> giacomo.travagl...@arm.com> wrote:
>
>> Hi Shougang
>>
>>
>>
>> curTick is a function as you can see from:
>>
>>
>>
>> (gdb) p curTick
>> $1 = {Tick (void)} 0x562aea48 
>>
>>
>>
>> Could you try doing:
>>
>>
>>
>> (gdb) p curTick()
>>
>>
>>
>> It should display the current Tick time
>>
>>
>>
>> Giacomo
>>
>>
>>
>> *From:* Shougang Yuan via gem5-users 
>> *Sent:* 02 October 2020 04:00
>> *To:* gem5 users mailing list 
>> *Cc:* Shougang Yuan 
>> *Subject:* [gem5-users] GDB debug help
>>
>>
>>
>> Hi, All,
>>
>>
>>
>> I am running simulation in se mode and trying to use gdb debug a
>> segmentation fault. Through trace debug, I found that the simulation
>> suffers a segmentation fault in tick 534558604750.
>>
>>
>>
>> To figure out the reason for this bug, I launched the gdb debugger. But I
>> suffered some weird results. Usually, when using gdb debug, we use
>> "--debug-break" or "schedBrak()" to set breakpoint. And we can use "p
>> curTick" to dump out the current tick.
>>
>>
>>
>> My simulation stopped at tick 534558604750, and I sched the break in tick
>> 100. It is much more early than the time when this memory bug happens.
>> But when I call "p curTick", the gdb dumped out something like the
>> following:
>>
>>
>>
>> Program received signal SIGTRAP, Trace/breakpoint trap.
>> 0x75c28237 in kill () at ../sysdeps/unix/syscall-template.S:78
>> 78 ../sysdeps/unix/syscall-template.S: No such file or directory.
>> (gdb) p curTick
>> $1 = {Tick (void)} 0x562aea48 
>> (gdb) p _curTick
>> No symbol "_curTick" in current context.
>> (gdb)
>>
>>
>>
>> And when I set the breakpoint time to tick 2000, this is the very
>> beginning of the simulation, I still can not dump out the current tick
>> value.
>>
>>
>>
>> So what's wrong with it? Can some please help me out? Thanks for your
>> help.
>>
>>
>>
>> Best regards.
>>
>> Yuan
>> IMPORTANT NOTICE: The contents of this email and any attachments are
>> confidential and may also be privileged. If you are not the intended
>> recipient, please notify the sender immediately and do not disclose the
>> contents to any other person, use it for any purpose, or store or copy the
>> information in any medium. Thank you.
>>
> ___
> gem5-users mailing list -- gem5-users@gem5.org
> To unsubscribe send an email to gem5-users-le...@gem5.org
> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

-- 
Best Regards,
Abhishek
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Re: panic: Tried to execute unmapped address 0x7ffff7ce2380.

[Abhishek Singh via gem5-users]

Hi,

Try including the same caches configuration when you take checkpoint. Your
first step do not have caches.

On Thu, Sep 17, 2020 at 11:31 AM Xuhao Chen via gem5-users <
gem5-users@gem5.org> wrote:

> Hi all,
> I have a simple program:
> #include 
> #include 
> #include 
> #include "/home/cxh/gem5/include/gem5/m5ops.h"
>
> int main(int argc, char *argv[]) {
>   int n = 1024 * 1024;
>   if(argc == 2) n = atoi(argv[1]);
>   printf("Vector Addition num = %d\n", n);
>   std::vector a(n, 1), b(n, 1), c(n, 0);
>   printf("Begin of ROI\n");
>   m5_checkpoint(0,0);
>   m5_reset_stats(0,0);
>   for(int i = 0; i < n; i ++)
> c[i] = a[i] + b[i];
>   m5_dump_stats(0,0);
>   printf("End of ROI\n");
>   return 0;
> }
>
> Compiled like this:
> g++ -O3 test.cc -o test /home/cxh/gem5/util/m5/src/x86/m5op.S
> -I/home/cxh/gem5/include
>
> Run it once to get checkpoint:
>
> build/X86/gem5.fast configs/example/se.py --cmd=/home/cxh/bin/test
> --checkpoint-dir=/home/cxh/gem5/checkpoints/ --num-cpus=1 --mem-size=4GB
> ...
> Vector Addition num = 1048576
> Begin of ROI
> Writing checkpoint
> warn: Checkpoints for file descriptors currently do not work.
> info: Entering event queue @ 6304095500.  Starting simulation...
> End of ROI
> Exiting @ tick 8539105000 because exiting with last active thread context
>
> All good. Now I run it again to get detailed simulation:
>
> build/X86/gem5.fast configs/example/se.py --cmd=/home/cxh/bin/test
> --checkpoint-dir=/home/cxh/gem5/checkpoints/ --num-cpus=1 --mem-size=4GB
> --cpu-type=DerivO3CPU --caches --l1d_size=512kB -r 1
> ...
> Switch at curTick count:1
> info: Entering event queue @ 6304095500.  Starting simulation...
> Switched CPUS @ tick 6304105500
> switching cpus
> warn: PowerState: Already in the requested power state, request ignored
>  REAL SIMULATION 
> info: Entering event queue @ 6304105500.  Starting simulation...
> End of ROI
> *panic: Tried to execute unmapped address 0x77ce2380.*
> Memory Usage: 4356324 KBytes
> Program aborted at tick 13255676500
> --- BEGIN LIBC BACKTRACE ---
> build/X86/gem5.fast(_Z15print_backtracev+0x2c)[0x5624e1432c7c]
> build/X86/gem5.fast(_Z12abortHandleri+0x4a)[0x5624e144280a]
> /lib/x86_64-linux-gnu/libpthread.so.0(+0x128a0)[0x7eff338008a0]
> /lib/x86_64-linux-gnu/libc.so.6(gsignal+0xc7)[0x7eff31de9f47]
> /lib/x86_64-linux-gnu/libc.so.6(abort+0x141)[0x7eff31deb8b1]
> build/X86/gem5.fast(+0x5bb72f)[0x5624e0c8e72f]
>
> build/X86/gem5.fast(_ZN6X86ISA9PageFault6invokeEP13ThreadContextRK14RefCountingPtrI10StaticInstE+0x5b8)[0x5624e15801a8]
>
> build/X86/gem5.fast(_ZN13DefaultCommitI9O3CPUImplE10commitHeadERK14RefCountingPtrI13BaseO3DynInstIS0_EEj+0x5f5)[0x5624e0d3d045]
>
> build/X86/gem5.fast(_ZN13DefaultCommitI9O3CPUImplE11commitInstsEv+0x1d2)[0x5624e0d3d3f2]
>
> build/X86/gem5.fast(_ZN13DefaultCommitI9O3CPUImplE6commitEv+0x860)[0x5624e0d3e370]
>
> build/X86/gem5.fast(_ZN13DefaultCommitI9O3CPUImplE4tickEv+0x89)[0x5624e0d3e589]
> build/X86/gem5.fast(_ZN9FullO3CPUI9O3CPUImplE4tickEv+0x133)[0x5624e0d45453]
> build/X86/gem5.fast(_ZN10EventQueue10serviceOneEv+0xd9)[0x5624e1439259]
> build/X86/gem5.fast(_Z9doSimLoopP10EventQueue+0x87)[0x5624e1456e47]
> build/X86/gem5.fast(_Z8simulatem+0xc8a)[0x5624e1457e1a]
> build/X86/gem5.fast(+0xe1acc1)[0x5624e14edcc1]
> build/X86/gem5.fast(+0x7ccaea)[0x5624e0e9faea]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x64d7)[0x7eff33aadc47]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x7d8)[0x7eff33bec908]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x5bf6)[0x7eff33aad366]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x7d8)[0x7eff33bec908]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x5bf6)[0x7eff33aad366]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x7d8)[0x7eff33bec908]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x5bf6)[0x7eff33aad366]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x7d8)[0x7eff33bec908]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCode+0x19)[0x7eff33aa75d9]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x6ac0)[0x7eff33aae230]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x7d8)[0x7eff33bec908]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x5bf6)[0x7eff33aad366]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x7d8)[0x7eff33bec908]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCode+0x19)[0x7eff33aa75d9]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyRun_StringFlags+0x76)[0x7eff33b576f6]
> --- END LIBC BACKTRACE ---
> Aborted (core dumped)
>
>
> Any idea why this error is happening?
>
> Thank you!
>
> Best,
> Xuhao
> ___
>
> gem5-users mailing list -- gem5-users@gem5.org
>
> To unsubscribe send an email to 

[gem5-users] Re: [Error] Building gem5 in Ubuntu 18.04

[Abhishek Singh via gem5-users]

Hello,

Linux Command "df -h" will give you information about memory.
The build will require ~780MB

Best regards,

Abhishek


On Fri, Aug 28, 2020 at 2:55 PM Dwaipayan Ray  wrote:

> According to me, 13% of 200GB is available. Please provide me the command
> through which I can verify that. It will help you to provide me the
> required information.
>
> On Sat, Aug 29, 2020 at 12:19 AM Abhishek Singh via gem5-users <
> gem5-users@gem5.org> wrote:
>
>> Hi,
>>
>> Is your memory full?
>>
>> On Fri, Aug 28, 2020 at 2:47 PM Dwaipayan Ray via gem5-users <
>> gem5-users@gem5.org> wrote:
>>
>>> Hi,
>>>
>>> I am getting the attached error while building gem5 in Ubuntu 18.04.
>>>
>>> Please help me. A prompt response is really appreciated.
>>>
>>> Thanks
>>> Ray
>>>
>>>
>>> ___
>>>
>>> gem5-users mailing list -- gem5-users@gem5.org
>>>
>>> To unsubscribe send an email to gem5-users-le...@gem5.org
>>>
>>> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
>>
>> --
>> Best Regards,
>> Abhishek
>> ___
>> gem5-users mailing list -- gem5-users@gem5.org
>> To unsubscribe send an email to gem5-users-le...@gem5.org
>> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
>
>
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Re: [Error] Building gem5 in Ubuntu 18.04

[Abhishek Singh via gem5-users]

Hi,

Is your memory full?

On Fri, Aug 28, 2020 at 2:47 PM Dwaipayan Ray via gem5-users <
gem5-users@gem5.org> wrote:

> Hi,
>
> I am getting the attached error while building gem5 in Ubuntu 18.04.
>
> Please help me. A prompt response is really appreciated.
>
> Thanks
> Ray
>
>
> ___
>
> gem5-users mailing list -- gem5-users@gem5.org
>
> To unsubscribe send an email to gem5-users-le...@gem5.org
>
> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

-- 
Best Regards,
Abhishek
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Running CNN benchmarks on gem5

[Abhishek Singh via gem5-users]

Hello Everyone,

If anyone has run AlexNet or LeNet using gem5, please let me know how you
did it (source of benchmark, which gem5 commit, which ISA)?

Best regards,

Abhishek
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Running Tensorflow application on gem5

[Abhishek Singh via gem5-users]

Hello Everyone,


I am trying to run LeNet and AlexNet (tensor flow code) at this github
(Link: https://github.com/iCAS-Lab/IMAC/tree/master/Tensorflow). I have
made a disk image using  Step 2 "Using gem5 utils and chroot to create a
disk image"

I am using Linux-4.8.13 kernel and ubuntu 16. I am able to run
the benchmark using "chroot" to the image

I get the following error when I try to run the application in FS mode of
gem5:
"segfault at d52beb20 ip d52beb20 sp 7ffeab147908 error 14 in
libstdc++.so.6.0.25[7f6c8396a000+179000]"

My CLI is " ./build/X86/gem5.opt configs/example/fs.py --disk
image=/home/abs218/image_kernel/ubuntu-16.img
--kernel=/home/abs218/image_kernel/linux-4.8.13/vmlinux"

I am using gem5 develop branch (commit:e63504b) and x86 isa

If anyone has run AlexNet or LeNet using gem5, please let me know how you
did it (source of benchmark, which gem5 commit, which ISA)?

Best regards,

Abhishek
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Re: Full system files Makefile. missing

[Abhishek Singh via gem5-users]

Thanks!

Best regards,

Abhishek


On Fri, Aug 21, 2020 at 1:47 PM Chongzhi Zhao  wrote:

> The new method is here:
> https://www.gem5.org/documentation/general_docs/m5ops/
>
> *Chongzhi "Paul" Zhao*
> Doctoral Student in Computer Engineering
> Texas A University
> Email: chongzhizhao4 (at) gmail (dot) com
>
>
> On Fri, Aug 21, 2020 at 12:44 PM Abhishek Singh via gem5-users <
> gem5-users@gem5.org> wrote:
>
>> Hello Everyone,
>>
>> I am trying to build a Full system image using Step 2 "Using gem5 utils
>> and chroot to create a disk image" mentioned here (
>> https://www.gem5.org/documentation/general_docs/fullsystem/disks
>> <https://urldefense.com/v3/__https://www.gem5.org/documentation/general_docs/fullsystem/disks__;!!KwNVnqRv!UtrQ8KELJY_kFqFPXulH3poUVKvaVWePt-CH7kHLSnPyZWL9OBp2L6UsA4BIKxp9$>
>> ).
>>
>> I cannot locate "Makefile." in gem5_20 (util/m5) and develop branch.
>> Is this method no more supported?
>>
>>
>>
>> Best regards,
>>
>> Abhishek
>> ___
>> gem5-users mailing list -- gem5-users@gem5.org
>> To unsubscribe send an email to gem5-users-le...@gem5.org
>> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
>
>
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Full system files Makefile. missing

[Abhishek Singh via gem5-users]

Hello Everyone,

I am trying to build a Full system image using Step 2 "Using gem5 utils and
chroot to create a disk image" mentioned here (
https://www.gem5.org/documentation/general_docs/fullsystem/disks).

I cannot locate "Makefile." in gem5_20 (util/m5) and develop branch.
Is this method no more supported?



Best regards,

Abhishek
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Re: Unable to build ALPHA in the latest gem5

[Abhishek Singh via gem5-users]

Hi,

ALPHA ISA is no more supported in gem5-20

Best regards,

Abhishek


On Thu, Jul 23, 2020 at 10:15 AM Saideepak Bejawada via gem5-users <
gem5-users@gem5.org> wrote:

> Hi all,
>
> I am unable to build gem5.opt for ALPHA.
> Error: Cannot find variables file
> /home/saideepak/gem5/build/variables/ALPHA or default file(s)
> /home/saideepak/gem5/build_opts/ALPHA
> Is there any change in the latest gem5? I could see NULL ISA instead of
> ALPHA in the build_opts directory and I couldn't figure out what it is. Can
> anybody explain?
>
> Thanks,
> Saideepak.
> ___
> gem5-users mailing list -- gem5-users@gem5.org
> To unsubscribe send an email to gem5-users-le...@gem5.org
> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
>
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Re: gem5 functional mode simulation

[Abhishek Singh via gem5-users]

Hi Yuan,

You can use AtomicSimple CPU, it’s an in order CPU
You can find more information here
https://www.gem5.org//documentation/general_docs/cpu_models/SimpleCPU


On Thu, Jul 2, 2020 at 5:23 PM Shougang Yuan via gem5-users <
gem5-users@gem5.org> wrote:

> Hi, All,
>
> I want to use the functional simulator of gem5 to verify the results of
> some program. But I did not find a  lot of information online about the
> functional mode. So how can we use functional mode in gem5?
>
> Best regards.
> Yuan
> ___
> gem5-users mailing list -- gem5-users@gem5.org
> To unsubscribe send an email to gem5-users-le...@gem5.org
> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Re: Directly accessing certain regions of memory...

[Abhishek Singh via gem5-users]

Hi Anuj,

Method 1:
If you already know the address range, for classic cache model, in the
“src/mem/cache/base.cc” file see the recvTimingReq function.
When the address lies in your desired address range turn the NonCacheable
request flag high for that block. You can find information about this flag
in “src/mem/request.hh” or “src/mem/packer.hh” file.


Method 2(classic cache model):

Search for allocateBlock function call in “src/mem/cache/base.cc” and then
do not fill/allocate the desired address range blocks to be filled in
cache. Please note that you may want to change the timing of access and
response of those blocks depending on whether you want to add cache access
timing to that block access or not

On Fri, Jun 26, 2020 at 4:19 AM Anuj Falcon via gem5-users <
gem5-users@gem5.org> wrote:

> With the caches on, is there a way to define certain memory ranges for the
> CPU to directly access memory (Not through the L1 or L2) ? Can somebody
> provide any example on how to do that ?
>
>
> --
>
> -
> J ANUJ
>
> -
> ___
> gem5-users mailing list -- gem5-users@gem5.org
> To unsubscribe send an email to gem5-users-le...@gem5.org
> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Re: Accessing cache stats during execution

[Abhishek Singh via gem5-users]

Hi,

For now the standard stats file from gem5 using classic cache model does
not have MPKI.

So you need to declare the stats and you can access the declared stats in
cpu, see the how cpu calls LSQ (or cache) objects and using that you can
access the MPKI stat from CPU

On Fri, Jun 26, 2020 at 4:20 PM Victor Kariofillis via gem5-users <
gem5-users@gem5.org> wrote:

> Hi,
>
> Building on top of my previous question and making it a bit more general.
> Is there a way to access stats in a somewhat global manner? Let me explain
> that with an example. During program execution, I need to know the number
> of instructions committed and the MPKIs for L1 and L2. On every commit of
> an instruction, I want to check the cache miss rates and see if and how
> they changed. (All of these done from a module in the src/cpu directory.)
> Do I have to connect the cpu and cache objects to my predictor via the
> Python files? Or are the stats saved somewhere so that they are globally
> accessible?
>
> Thanks,
> Victor
>
> On Thu, 18 Jun 2020 at 17:38, Victor Kariofillis 
> wrote:
>
>> Hi,
>>
>> I want to run some tests for phase predictors using cache stats (e.g., L1
>> and L2 MPKIs). I need access to those stats during program execution, in
>> order to both keep a log of these and make predictions based on them. What
>> is the best way to access them? Would this be done through the cache.cc and
>> cache.hh files?
>>
>> Also, since the phase predictor would be using cache stats is it best for
>> it to be implemented in the src/mem/cache directory?
>>
>> Thanks,
>> Victor
>>
> ___
> gem5-users mailing list -- gem5-users@gem5.org
> To unsubscribe send an email to gem5-users-le...@gem5.org
> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Re: Bringing an additional block into cache

[Abhishek Singh via gem5-users]

Hi,

Can’t you just use prefetcher here?
Just modify the next line (tagged) prefetcher to get the block you want

On Wed, Jun 24, 2020 at 11:53 PM Saideepak Bejawada via gem5-users <
gem5-users@gem5.org> wrote:

> Hi all,
>
> I am trying to bring in another block into the cache in addition to the
> requested block whenever there is a miss. I have written the following the
> code in the recvTimingReq() in the miss handling part.
>
> PacketPtr NewPacket = nullptr;// Creating a new packet
> RequestPtr req = new Request( pkt->req->getPaddr() + 2*blkSize,
>
> pkt->req->getSize(),
>
> pkt->req->getFlags(),
>
> pkt->req->masterId());// Copying the parameters from the original packet
> NewPacket = new Packet(req, pkt->cmd);
> NewPacket->allocate();
> NewPacket->setPacketType(1);
> recvTimingReq(NewPacket);// call to recvTimingReq with the new packet
>
> Note that I have changed the address requested by incrementing it by 2
> times the blockSize.
> I have added a bool variable packet_type to distinguish between normal
> packet(0) and the additional packet that we are creating(1). We set this
> variable in the new packet and we will call the recvTimingReq with this new
> packet. I have also made sure that calls will not go into infinite
> recursion.
>
> In recvTimingResp, to avoid this packet going to CPU we will check if this
> packet is a regular one or the one that we created using the bool variable
> packet_type. If the packet is a created one we will delete the packet, just
> like we delete the prefetch request packets.
>
> Error: But one of the assertions is failed.
> gem5.opt: build/X86/cpu/simple/timing.cc:823: void
> TimingSimpleCPU::completeDataAccess(PacketPtr): Assertion
> `_status == DcacheWaitResponse || _status == DTBWaitResponse ||
> pkt->req->getFlags().isSet(Request::NO_ACCESS)'  failed. Assertion is
> failed in completeDataAccess() method as you can see.
> I am new to gem5 and I am not sure about the reason behind the assertion
> fail. Also, I don't know the reason behind the  tag in the
> debug flag outputs. Is calling the recvTimingReq with a new packet a good
> idea for bringing another block? Any other ideas to bring in another block
> into the cache are welcome. Any comments are also welcome.
>
> Thanks for your time.
> Saideepak.
> ___
> gem5-users mailing list -- gem5-users@gem5.org
> To unsubscribe send an email to gem5-users-le...@gem5.org
> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
>
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Running python based graph neural network application on gem5

[Abhishek Singh via gem5-users]

Hello Everyone,

I would like to run graph NN application on CPU based architecture, does
gem5 support applications written in pytorch or tensorfow(python)?

Also, if there is another benchmark suite that has Graph NN applications
and can run on gem5, please do tell about it?

PS: I had asked this question for gpu on gem5-gpu, but currently I wanted
to check CPU
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Re: Gem5 will not exit when run Muti-process in se mode with O3CPU

[Abhishek Singh via gem5-users]

Hi,
It’s a known problem and there’s a Jira issue on it
https://gem5.atlassian.net/plugins/servlet/mobile?originPath=%2Fbrowse%2FGEM5-332#issue/GEM5-332

On Sun, Jun 21, 2020 at 9:11 AM Taiyu Zhou via gem5-users <
gem5-users@gem5.org> wrote:

> I run
> "
> ./build/X86/gem5.opt --debug-flags=DRAM,Cache configs/example/se.py -c "
> /home/ubuntu/taiyu/gem5-master/tests/test-progs/hello/bin/x86/linux/hello;/home/ubuntu/taiyu/gem5-master/tests/test-progs/hello/bin/x86/linux/hello;/home/ubuntu/taiyu/gem5-master/tests/test-progs/hello/bin/x86/linux/hello;/home/ubuntu/taiyu/gem5-master/tests/test-progs/hello/bin/x86/linux/hello
> " --mem-size=8GB --cpu-type=DerivO3CPU --caches -n 4
>
> “
>
> Gem5 will not exit. And there is a infinite loop in mem_ctrl
>
> “
> 3470908067500: system.mem_ctrls: QoS Turnarounds selected state READ
> 3470915593750: system.mem_ctrls_1: Refresh due
> 3470915593750: system.mem_ctrls_1: All banks already precharged, starting
> refresh
> 3470915593750: system.mem_ctrls_0: Refresh due
> 3470915593750: system.mem_ctrls_0: All banks already precharged, starting
> refresh
> 3470915853750: system.mem_ctrls_0: Scheduling next request after
> refreshing rank 0
> 3470915853750: system.mem_ctrls: QoS Turnarounds selected state READ
> 3470915853750: system.mem_ctrls_1: Scheduling next request after
> refreshing rank 1
> 3470915853750: system.mem_ctrls: QoS Turnarounds selected state READ
> 347092338: system.mem_ctrls_1: Refresh due
> 347092338: system.mem_ctrls_1: All banks already precharged, starting
> refresh
> 347092338: system.mem_ctrls_0: Refresh due
> 347092338: system.mem_ctrls_0: All banks already precharged, starting
> refresh
> 347092364: system.mem_ctrls_0: Scheduling next request after
> refreshing rank 0
> 347092364: system.mem_ctrls: QoS Turnarounds selected state READ
> 347092364: system.mem_ctrls_1: Scheduling next request after
> refreshing rank 1
> 347092364: system.mem_ctrls: QoS Turnarounds selected state READ
> 3470931166250: system.mem_ctrls_1: Refresh due
> 3470931166250: system.mem_ctrls_1: All banks already precharged, starting
> refresh
> 3470931166250: system.mem_ctrls_0: Refresh due
> 3470931166250: system.mem_ctrls_0: All banks already precharged, starting
> refresh
> 3470931426250: system.mem_ctrls_0: Scheduling next request after
> refreshing rank 0
> 3470931426250: system.mem_ctrls: QoS Turnarounds selected state READ
> 3470931426250: system.mem_ctrls_1: Scheduling next request after
> refreshing rank 1
> 3470931426250: system.mem_ctrls: QoS Turnarounds selected state READ
> 3470938952500: system.mem_ctrls_1: Refresh due
> 3470938952500: system.mem_ctrls_1: All banks already precharged, starting
> refresh
> 3470938952500: system.mem_ctrls_0: Refresh due
> 3470938952500: system.mem_ctrls_0: All banks already precharged, starting
> refresh
> 3470939212500: system.mem_ctrls_0: Scheduling next request after
> refreshing rank 0
> 3470939212500: system.mem_ctrls: QoS Turnarounds selected state READ
> 3470939212500: system.mem_ctrls_1: Scheduling next request after
> refreshing rank 1
> 3470939212500: system.mem_ctrls: QoS Turnarounds selected state READ
> 3470946738750: system.mem_ctrls_1: Refresh due
> 3470946738750: system.mem_ctrls_1: All banks already precharged, starting
> refresh
> 3470946738750: system.mem_ctrls_0: Refresh due
> 3470946738750: system.mem_ctrls_0: All banks already precharged, starting
> refresh
> 3470946998750: system.mem_ctrls_0: Scheduling next request after
> refreshing rank 0
> 3470946998750: system.mem_ctrls: QoS Turnarounds selected state READ
> 3470946998750: system.mem_ctrls_1: Scheduling next request after
> refreshing rank 1
> 3470946998750: system.mem_ctrls: QoS Turnarounds selected state READ
> 3470954525000: system.mem_ctrls_1: Refresh due
> 3470954525000: system.mem_ctrls_1: All banks already precharged, starting
> refresh
> 3470954525000: system.mem_ctrls_0: Refresh due
> 3470954525000: system.mem_ctrls_0: All banks already precharged, starting
> refresh
> 3470954785000: system.mem_ctrls_0: Scheduling next request after
> refreshing rank 0
> 3470954785000: system.mem_ctrls: QoS Turnarounds selected state READ
> ”
>
> Does anyone have a similar problem?
>
> ___
> gem5-users mailing list -- gem5-users@gem5.org
> To unsubscribe send an email to gem5-users-le...@gem5.org
> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Re: find miss types from stat.txt

[Abhishek Singh via gem5-users]

Hi Ahmed,

The stats file obtained will not be able to give you such detailed
information, you will have to implement your own stats parameter to get
different types of misses.

On Sat, Jun 20, 2020 at 2:27 PM ahmed91khalil--- via gem5-users <
gem5-users@gem5.org> wrote:

> hi ,
> I am working on a simulation on cache coherence protocols (MESI
> 2-levels.MESI 3-level, MOESI,Hammer)by varying L2 cache sizes (1MB,2MB,4MB)
> using two different benchmark workloads (Swaptions,Radix) . the effect
> obtained using  Radix is the effect that I aspect to see(execution  time
> decrease by increasing the L2 size   ) , while the effect obtained from
> Swaptions its little bit strange : the execution time seems to be
> constant(decreasing by insignificant amount ) . so I want to investigate on
> these results by obtain the total Read/Write misses , and the percentage of
> the miss types(compulsory-conflict-capacity)  on these results .how i can
> obtain these results from stat.txt file (there are a lot of miss results )
> .
>
> P.S: can be a 1MB for cache L2 size a sufficient cache size for swaptions?
> so that the increase of cache size will not effect the performance .
>
> thanks,
> Ahmed
> ___
> gem5-users mailing list -- gem5-users@gem5.org
> To unsubscribe send an email to gem5-users-le...@gem5.org
> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
>
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Re: Problem with gem5 memory latency

[Abhishek Singh via gem5-users]

Hey.

You can change those parameters for classic cache in config/common/Caches.py
For main memory search for python files in src/mem/ directory, mostly it’s
DRAMCtlr.py file

On Wed, Jun 17, 2020 at 4:00 PM ahmed khalil via gem5-users <
gem5-users@gem5.org> wrote:

> Hi, I am a beginner in gem5 ,I  want to change the memory and cache
> latency of the system simulated using gem5 , but iI didn't find a parameter
> in the options.py file to use .can you help me ?
>
> thanks
> Ahmed
> ___
> gem5-users mailing list -- gem5-users@gem5.org
> To unsubscribe send an email to gem5-users-le...@gem5.org
> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] gem5-users mailing list

[Abhishek Singh via gem5-users]

Hi, 

Is there a problem with the mailing service?
I do not get all the mails like before.
I only get emails when someone replies to the question

Currently, I have unsubscribed and subscribed to the list
Also, I have already checked my spam but I miss all the first emails
For example the email subject "a problem about memory access latency of HMC", I 
did not receive an email by yangyuqing On Fri, Jun 5, 2020 at 12:08 AM and then 
I directly receive email on June 5, 2020 at 10:27 AM with replies from Wendy 
Elsasser
Is the new mailing service limited to send a certain number of email in a day?
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

[gem5-users] Re: encounter problems about cache options under SE mode

[Abhishek Singh via gem5-users]

Hi,

If this is gem5_19 then create a Jira issue for the bug. Also attach
program binary or the link if the test is not part of gem5 repo, so people
can reproduce issue again and see what breaks the behavior



On Mon, Apr 27, 2020 at 3:17 AM yangyuqing--- via gem5-users <
gem5-users@gem5.org> wrote:

> I use this command to run gem5 under SE mode.
> ./build/X86/gem5.opt configs/example/se.py  --cpu-type=TimingSimpleCPU
> --cpu-clock=1GHz --caches --l2cache --l1d_size=64kB --l1i_size=32kB
> --l2_size=256kB --l1d_assoc=8 --l1i_assoc=8 --mem-type=HMC_2500_1x32
> --hmc-dev-vault-size=256MB  -c ./tests/test-progs/pagerank/pagerank
>
> When l2_size is 256kB, the program cannot run properly and abort with
> following bug.
>  REAL SIMULATION 
> info: Entering event queue @ 51124506000.  Starting simulation...
> panic: panic condition !(pkt->isRead() || pkt->isWrite()) occurred: Should
> only see read and writes at memory controller
> Memory Usage: 4391528 KBytes
> Program aborted at tick 51180976000
> --- BEGIN LIBC BACKTRACE ---
> ./build/X86/gem5.opt(_Z15print_backtracev+0x28)[0xe7e168]
> ./build/X86/gem5.opt(_Z12abortHandleri+0x46)[0xe8e9e6]
> /lib/x86_64-linux-gnu/libpthread.so.0(+0x11390)[0x7f5d814f2390]
> /lib/x86_64-linux-gnu/libc.so.6(gsignal+0x38)[0x7f5d7fe97428]
> /lib/x86_64-linux-gnu/libc.so.6(abort+0x16a)[0x7f5d7fe9902a]
> ./build/X86/gem5.opt[0x77013f]
> ./build/X86/gem5.opt(_ZN8DRAMCtrl13recvTimingReqEP6Packet+0x216)[0xd9f8e6]
>
> ./build/X86/gem5.opt(_ZN8DRAMCtrl10MemoryPort13recvTimingReqEP6Packet+0x49)[0xda0049]
>
> ./build/X86/gem5.opt(_ZN15NoncoherentXBar13recvTimingReqEP6Packets+0x56a)[0xdb140a]
> ./build/X86/gem5.opt[0xdd5a2d]
> ./build/X86/gem5.opt(_ZN10EventQueue10serviceOneEv+0xc5)[0xe84b05]
> ./build/X86/gem5.opt(_Z9doSimLoopP10EventQueue+0x50)[0xe9d9d0]
> ./build/X86/gem5.opt(_Z8simulatem+0xd1b)[0xe9eabb]
> ./build/X86/gem5.opt[0x148beea]
> ./build/X86/gem5.opt[0x8927d5]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x7852)[0x7f5d817af7b2]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x85c)[0x7f5d818e611c]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x6ffd)[0x7f5d817aef5d]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x85c)[0x7f5d818e611c]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x6ffd)[0x7f5d817aef5d]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x85c)[0x7f5d818e611c]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x6ffd)[0x7f5d817aef5d]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x85c)[0x7f5d818e611c]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCode+0x19)[0x7f5d817a7de9]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x613b)[0x7f5d817ae09b]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x85c)[0x7f5d818e611c]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x6ffd)[0x7f5d817aef5d]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x85c)[0x7f5d818e611c]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCode+0x19)[0x7f5d817a7de9]
>
> /usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyRun_StringFlags+0x76)[0x7f5d81822236]
> ./build/X86/gem5.opt(_Z6m5MainiPPc+0x8f)[0xe8d3df]
> ./build/X86/gem5.opt(main+0x33)[0x7385e3]
> --- END LIBC BACKTRACE ---
> Aborted (core dumped)
>
> Then I set l2_size to 2MB, the program can run correctly.
> Can someone tells me why this happens?
> ___
> gem5-users mailing list -- gem5-users@gem5.org
> To unsubscribe send an email to gem5-users-le...@gem5.org
> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
>
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

Re: [gem5-users] Simulation OpenMP Applications with se.py

[Abhishek Singh]

Hi,

Before it was required to use m5 threads but now you are not required to
use m5thread library

On Tue, Mar 24, 2020 at 5:47 PM Muhammet Abdullah Soytürk <
muhammetabdullahsoyt...@gmail.com> wrote:

> Hi all,
>
> I am trying to simulate an openmp application with 4 cores in SE mode. It
> seems to be working fine when I run it with this command:
>
> build/RISCV/gem5.opt configs/example/se.py -c  --caches
> --l2cache --cpu-type=DerivO3CPU -n 4
>
>
> but while I was searching I have seen that there was something called
> m5threads that was used to simulate a multithreaded program in SE mode or
> is it still in use? I am a bit confused because I did not use m5threads.
>
> Best,
> Muhammet
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] How to get the high-level architectural view of the system I am simulating?

[Abhishek Singh]

Hi,
Most accurate way is to read the code.
O3CPU does have http://www.m5sim.org/Visualization but it will not give the
diagram below.

Also, learning gem5 tutorial is a great starting point to make your own
architecture or the architecture shown below

On Tue, Mar 24, 2020 at 1:13 PM Md Rubel Ahmed 
wrote:

> Hi all,
> Lets say I am using the following command to simulate a system on gem5:
>
> build/X86/gem5.opt configs/example/se.py 
> --cmd=tests/test-progs/hello/bin/x86/linux/hello
> --cpu-type=TimingSimpleCPU --l1d_size=64kB --l1i_size=16kB --caches
>
> How can I get a high-level view/diagram of the system that is being
> simulated here? *I am interested in knowing the architecture of the
> system on which the binary is being executed as sys-calls.* For example,
> I assume this command runs the hello binary on a system that looks like the
> following:
>
>
> My assumption is L2 bus is implicit here, same as membus and mem_ctrl.
> Please advise me on how to interpret the command line *architecture
> arguments* to get the high-level view of the system, if possible with
> example.
>
> Thank you,
> *Rubel Ahmed*
> *USF-CSE*
> *Tampa, FL*
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Resources about the x86 microops in gem5

[Abhishek Singh]

Hi,

You can refer Intel manual it gives you complete explanation
Also somewhere in the code I don’t remember exactly but there was a
reference to particular intel manual
Also refer to older mail threads which tell about x86 instruction deciding



On Sun, Mar 22, 2020 at 12:02 PM Anis Peysieux 
wrote:

> Hello,
>
>
> I wonder how the decomposition of macroops in microops were decided for
> x86 in gem5 (for example, DIV in div1, div2, div2i, br, divq and divr).
> Are there some resources that helped to know which microops are used in
> real-world CPU?
>
>
> Thanks,
>
>
> Anis.
>
> --
> Anis Peysieux
> Doctorant - Équipe PACAP
>
> Centre de recherche INRIA Rennes - Bretagne Atlantique
> Bâtiment 12E, Bureau E301, Campus de Beaulieu,
> 35042 Rennes Cedex, France
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Help with running backprop benchmark (Rodinia) on gem5-gpu

[Abhishek Singh]

Hi,
Can you paste your command line?

On Fri, Mar 20, 2020 at 8:37 PM Anirudh  wrote:

> Hello,
>
> I would like some help running the backprop benchmark on AMD gem5-gpu. The
> backprop benchmark is written in OpenCL. I am using g++ v 4.8. I have rocm
> 1.6 installed.
>
> I am seeing this error: “ sysconf(NPROCESSORS_CONF) failed: No such file
> or directory. request to allocate mask for invalid number”. I suspect this
> has something to do with querying some system state by OpenCL calls.
>
> I have been following a relevant post that encountered the same issue for
> HCC applications (
> https://gem5-users.gem5.narkive.com/wMel4JdA/gem5-compute-gpu-model).
>
> Any guidance on this issue would be useful.
>
> Thanks.
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] How can I make my custom x86 macro op be recognized from GCC

[Abhishek Singh]

Hi,
Instead macro op name use the opcode
Eg

 __asm__(".byte 0xcc, 0x00, 0xcc");

You will need to have complete knowledge up on representing register names
using opcode

You can find it x86 intel manual

On Thu, Mar 19, 2020 at 10:28 AM Muhammad Aamir 
wrote:

> Hi everyone,
>
> I have made a custom x86 macro op and I wish to simulate its effects but
> to do that I need it to be recognized in my C code(am using my custom
> macroop via inline assembly). but it will not compile as GCC wont recognize
> it as it is not a basic x86 instruction. Is there anyway e.g. by using
> m5ops or something similar which can make my custom instruction to be
> accepted by GCC or do I have to edit GCC to recognize it.
>
>
> Thanks
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] How to send write requests directly from Ruby L1 controllers?

[Abhishek Singh]

Thanks !

On Sun, Mar 15, 2020 at 6:48 PM Kevin Dong  wrote:

> Hi everyone,
>
> I've solved this problem, and this is a note for the future readers:
>
> Instead of directly calling queueMemoryWrite() within the L1 controller,
> though the type of its parent class, AbstractController, is as same as that
> of the directory controller. I found that it may be easier to implement by
> creating a new class inherited from the class AbstractController, and
> attach it to the L1 controller in the file MESI_Two_Level.py. Besides, its
> memory port has to connect to the crossbar port in the file Ruby.py.
>
> Regards,
> Kevin Dong Nai Jia
>
>
> On Sun, Mar 15, 2020 at 2:59 PM Kevin Dong  wrote:
>
>> Hi everyone,
>>
>> I am using Ruby cache with the MESI 2-level protocol. I found that only
>> the directory controller can call queueMemoryWrite() to send memory write
>> requests into the memory controller, but not the L1 caches directly. Should
>> I add some extra interconnections for Ruby to connect between L1 caches and
>> memory controller? Appreciate any help. Thanks!
>>
>> Regards,
>> Kevin Dong
>>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] x86 multi-threaded test application behaviour

[Abhishek Singh]

Hello Everyone,

When I change the gcc/g++ version from 4.8 to 5.5, everything works fine!

Best regards,

Abhishek


On Sat, Mar 14, 2020 at 6:01 PM Abhishek Singh <
abhishek.singh199...@gmail.com> wrote:

> Hello Everyone,
>
> I am using gem5-19, I tested
> "tests/test-progs/threads/bin/x86/linux/threads" application, when I run
> the application using O3CPU and x86 using just one CPU, the application
> prints a statement specified in its source file which is
> "Validating...Success!"
>
> The source file can be found in "tests/test-progs/threads/src/". The test
> is written by "Jason Lowe-Power".
>
> When I run using more than 1 o3cpu with the CLI (Command Line)
>
> ./build/X86/gem5.opt configs/example/se.py -c
> tests/test-progs/threads/bin/x86/linux/threads --caches --l2cache
> --cpu-type=DerivO3CPU *-n 2*
>
> The application does not print "Validating...Success!".
> My question is in the code, was the validation step performed?
> In the code there is the line "delete[] threads;" just before cout <<
> "Validating..." << flush;
> I tried commenting  "delete[] threads;" and see the behavior, still
> validating cout statement is not shown. Note that when I run the same code
> on AtomicSimpleCPU with caches, validating cout statement can be seen.
>
> Does anyone know about this behavior, if its an error, please let me know,
> I can then submit the Jira Issue about it?
>
>
> Best regards,
>
> Abhishek
>
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Impact of using NonCachingSimpleCPU for profiling and creating checkpoints

[Abhishek Singh]

Hi,

I do not know the reason for that. But if you want to create simpoints
which will be used by O3CPU, you should use the AtomicSimpleCPU with
"--caches" option and also add "--l2cache" if your O3CPU is using L2 cache.

Best regards,

Abhishek


On Sat, Mar 14, 2020 at 5:53 PM Ali Hajiabadi 
wrote:

> Thanks for your reply. But se.py script checks that the CPU type is
> non-caching. Is there a reason for that? Can I ignore those checks?
>
> On Sun, Mar 15, 2020 at 5:41 AM Abhishek Singh <
> abhishek.singh199...@gmail.com> wrote:
>
>> Hi,
>> I would advise using Atomic Simple Cpu with “—caches” option to create
>> Simpoints
>>
>>
>> On Sat, Mar 14, 2020 at 5:35 PM Ali Hajiabadi 
>> wrote:
>>
>>> Hi everyone,
>>>
>>> What is the difference between using NonCachingSimpleCPU
>>> and AtomicSimpleCPU in order to profile and taking simpoints and
>>> checkpoints? I want to use checkpoints to simulate and evaluate my own
>>> modified version of O3 core model. Which CPU type is the best to profile
>>> and take checkpoints? I don't want to bypass caches in my O3 model.
>>>
>>> Also, I am using RISCV implementation of gem5.
>>>
>>> Thanks,
>>> Ali
>>> ___
>>> gem5-users mailing list
>>> gem5-users@gem5.org
>>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>>
>> ___
>> gem5-users mailing list
>> gem5-users@gem5.org
>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

[gem5-users] x86 multi-threaded test application behaviour

[Abhishek Singh]

Hello Everyone,

I am using gem5-19, I tested
"tests/test-progs/threads/bin/x86/linux/threads" application, when I run
the application using O3CPU and x86 using just one CPU, the application
prints a statement specified in its source file which is
"Validating...Success!"

The source file can be found in "tests/test-progs/threads/src/". The test
is written by "Jason Lowe-Power".

When I run using more than 1 o3cpu with the CLI (Command Line)

./build/X86/gem5.opt configs/example/se.py -c
tests/test-progs/threads/bin/x86/linux/threads --caches --l2cache
--cpu-type=DerivO3CPU *-n 2*

The application does not print "Validating...Success!".
My question is in the code, was the validation step performed?
In the code there is the line "delete[] threads;" just before cout <<
"Validating..." << flush;
I tried commenting  "delete[] threads;" and see the behavior, still
validating cout statement is not shown. Note that when I run the same code
on AtomicSimpleCPU with caches, validating cout statement can be seen.

Does anyone know about this behavior, if its an error, please let me know,
I can then submit the Jira Issue about it?


Best regards,

Abhishek
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Impact of using NonCachingSimpleCPU for profiling and creating checkpoints

[Abhishek Singh]

Hi,
I would advise using Atomic Simple Cpu with “—caches” option to create
Simpoints


On Sat, Mar 14, 2020 at 5:35 PM Ali Hajiabadi 
wrote:

> Hi everyone,
>
> What is the difference between using NonCachingSimpleCPU
> and AtomicSimpleCPU in order to profile and taking simpoints and
> checkpoints? I want to use checkpoints to simulate and evaluate my own
> modified version of O3 core model. Which CPU type is the best to profile
> and take checkpoints? I don't want to bypass caches in my O3 model.
>
> Also, I am using RISCV implementation of gem5.
>
> Thanks,
> Ali
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] [Questions] how to use the new GEM5 website

[Abhishek Singh]

Hi,

Here is the ISCA 2011 gem5 slides
http://pages.cs.wisc.edu/~markhill/cs757/Spring2012/includes/isca_pres_2011.pdf

Best regards,

Abhishek


On Thu, Mar 5, 2020 at 4:43 PM chenboya  wrote:

> Hi, Everybody
>
> I found some difficulties in using the new gem5.org
> For example, when I want to read the ISCA11 slides in the Event page,
> address is: http://www.gem5.org/dist/tutorials/isca_pres_2011.pdf
> But when I click, there will be a 404 error, and said:
> "Perhaps this can be found within our m5sim.org website archive:
> http://old.gem5.org/dist/tutorials/isca_pres_2011.pdf.html;
>
> but when I click the old link, there is this info : " This XML file does
> not appear to have any style information associated with it. The document
> tree is shown below."
>
> Is there any easy methods to find the old documents?
>
> -Original Message-
> From: gem5-users [mailto:gem5-users-boun...@gem5.org] On Behalf Of
> gem5-users-requ...@gem5.org
> Sent: 2020年3月5日 17:00
> To: gem5-users@gem5.org
> Subject: gem5-users Digest, Vol 164, Issue 6
>
> Send gem5-users mailing list submissions to
> gem5-users@gem5.org
>
> To subscribe or unsubscribe via the World Wide Web, visit
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
> or, via email, send a message with subject or body 'help' to
> gem5-users-requ...@gem5.org
>
> You can reach the person managing the list at
> gem5-users-ow...@gem5.org
>
> When replying, please edit your Subject line so it is more specific than
> "Re: Contents of gem5-users digest..."
>
>
> Today's Topics:
>
>1. Re: Question about Data bus (Serhat Gesoglu)
>2. (no subject) (DURAIRAJ J)
>
>
> --
>
> Message: 1
> Date: Wed, 4 Mar 2020 17:45:31 +
> From: Serhat Gesoglu 
> To: gem5 users mailing list 
> Subject: Re: [gem5-users] Question about Data bus
> Message-ID:
> <86345f6a76bd6040b2eb8f164afb56fe01f52c2...@mbxp06.ds.man.ac.uk>
> Content-Type: text/plain; charset="iso-8859-1"
>
> Hi,
> Yes, you can trace the packets by using CommMonitor. You will need to add
> the monitor between cache and cpu (gem5/src/cpu/BaseCPU.py).
>
> Take a look at: gem5/src/mem/CommMonitor.py and
> http://old.gem5.org/General_Memory_System.html (there is a traffic
> analysis subsection which could be useful)
>
> Also I remember people asking questions about CommMonitor. You may want to
> search it in the mailing list as well.
>
> Regards
> Serhat
>
> 
> From: gem5-users [gem5-users-boun...@gem5.org] on behalf of DaHoon Park [
> pdh930...@gmail.com]
> Sent: 04 March 2020 13:14
> To: gem5-users@gem5.org
> Subject: [gem5-users] Question about Data bus
>
> I want to simulate for observe Data bus traffic in gem5
>
> Is it possible to obtain information about the data actually transmitted
> in the data bus between cpu and l1dcache by analyzing the packet in gem5?
> -- next part --
> An HTML attachment was scrubbed...
> URL: <
> http://m5sim.org/cgi-bin/mailman/private/gem5-users/attachments/20200304/813e773c/attachment-0001.html
> >
>
> --
>
> Message: 2
> Date: Thu, 5 Mar 2020 20:34:31 +0530 (IST)
> From: DURAIRAJ J <2016506...@annauniv.edu.in>
> To: gem5-users 
> Subject: [gem5-users] (no subject)
> Message-ID:
> <1603789065.28018.1583420671175.javamail.zim...@annauniv.edu.in>
> Content-Type: text/plain; charset="utf-8"
>
> Hello everyone
> Is there any way to make a router to drop a packet while routing?
> -- next part --
> An HTML attachment was scrubbed...
> URL: <
> http://m5sim.org/cgi-bin/mailman/private/gem5-users/attachments/20200305/f76caba0/attachment-0001.html
> >
>
> --
>
> Subject: Digest Footer
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
> --
>
> End of gem5-users Digest, Vol 164, Issue 6
> **
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] 回复： Installing Shared Libraries to Image in Full Simulation

[Abhishek Singh]

Hi Hao,

I was able to solve the git error. Thank you for that.
I followed commands for setting up docker from your tutorial.
When I enter the command to set "celery" in my database path, I get the
following error:

Error Message:
usage: celery worker [options]
celery: error: unrecognized arguments: of workers],0

My command is "celery -E -A gem5art.tasks.celery worker --autoscale=[number
of workers],0"

I have created a directory called database and my docker command is "sudo
docker run -p 27017:27017 -v */home/abs218/gem5art_fs/database*:/data/db
--name mongo-1 -d mongo"
Is there a way to solve this problem?

Best regards,

Abhishek


On Wed, Mar 4, 2020 at 1:55 AM Hoa Nguyen  wrote:

> Hi Abhishek,
>
> Regarding to the git error, you’ll need to “git commit” the changes in the
> git repos that you created.
>
> Using celery is not required, but it is useful to manage a large amount of
> gem5art runs. You might find these links helpful,
>
> - What is task/celery?
> https://gem5art.readthedocs.io/en/latest/main-doc/tasks.html
> - How to use gem5art without celery?
> https://gem5art.readthedocs.io/en/latest/main-doc/faq.html
>
> Even though using docker is also not required, it is highly recommended
> since it is an easy way to deploy mongodb server.
>
> Regards,
> Hoa Nguyen
>
> On Tue, Mar 3, 2020 at 10:02 PM Abhishek Singh <
> abhishek.singh199...@gmail.com> wrote:
>
>> Hi Hao,
>>
>> I followed all git commands and I get the following error:
>>
>> (gem5art-env) abs218@comparchT640:~/gem5art_fs/spec2017-experiments$
>> python3 launch_spec2017_experiments.py
>>
>> *fatal: your current branch 'master' does not have any commits yet*Traceback
>> (most recent call last):
>>   File "launch_spec2017_experiments.py", line 16, in 
>> documentation = 'local repo to run spec 2017 experiments with gem5'
>>   File
>> "/home/abs218/gem5art_fs/spec2017-experiments/gem5art-env/lib/python3.6/site-packages/gem5art/artifact/artifact.py",
>> line 160, in registerArtifact
>> data['git'] = getGit(ppath)
>>   File
>> "/home/abs218/gem5art_fs/spec2017-experiments/gem5art-env/lib/python3.6/site-packages/gem5art/artifact/artifact.py",
>> line 82, in getGit
>> hsh = subprocess.check_output(command, cwd=path)
>>   File "/usr/lib/python3.6/subprocess.py", line 356, in check_output
>> **kwargs).stdout
>>   File "/usr/lib/python3.6/subprocess.py", line 438, in run
>> output=stdout, stderr=stderr)
>> subprocess.CalledProcessError: Command '['git', 'log', '-n1',
>> '--pretty=format:%H']' returned non-zero exit status 128.
>> (gem5art-env) abs218@comparchT640:~/gem5art_fs/spec2017-experiments$ git
>> --version
>> *git version 2.17.1*
>>
>> *How can I solve this error? *
>> *Also, is it necessary to use docker and Celery and why? *
>>
>> Best regards,
>>
>> Abhishek
>>
>>
>> On Wed, Mar 4, 2020 at 12:38 AM Abhishek Singh <
>> abhishek.singh199...@gmail.com> wrote:
>>
>>> Hi Hao,
>>>
>>> I was able to solve the problem by modifying install-spec2017.sh.
>>>
>>> I have skipped all git related commands in "
>>> https://gem5art.readthedocs.io/en/latest/tutorials/spec2017-tutorial.html
>>> "
>>>
>>> Also, I do not use docker/celery as I do not understand and I feel it's
>>> not necessary.
>>>
>>> When I run this command "python3 launch_spec2017_experiments.py" (there
>>> is typo in the website) in Python virtual environment, I get following
>>> error:
>>>
>>> fatal: not a git repository (or any of the parent directories): .git
>>> Traceback (most recent call last):
>>>   File "launch_spec2017_experiments.py", line 16, in 
>>> documentation = 'local repo to run spec 2017 experiments with gem5'
>>>   File
>>> "/home/abs218/gem5art_fs/spec2017-experiments/gem5art-env/lib/python3.6/site-packages/gem5art/artifact/artifact.py",
>>> line 160, in registerArtifact
>>> data['git'] = getGit(ppath)
>>>   File
>>> "/home/abs218/gem5art_fs/spec2017-experiments/gem5art-env/lib/python3.6/site-packages/gem5art/artifact/artifact.py",
>>> line 74, in getGit
>>> raise Exception("git repo doesn't exist for {}".format(path))
>>> Exception: git repo doesn't exist for
>>> /home/abs218/gem5art_fs/spec2017-experiments
>>>
>>>
>>> My question is why is it important to make a git repo? also will making
>>

Re: [gem5-users] 回复： Installing Shared Libraries to Image in Full Simulation

[Abhishek Singh]

Hi Hao,

I followed all git commands and I get the following error:

(gem5art-env) abs218@comparchT640:~/gem5art_fs/spec2017-experiments$
python3 launch_spec2017_experiments.py

*fatal: your current branch 'master' does not have any commits yet*Traceback
(most recent call last):
  File "launch_spec2017_experiments.py", line 16, in 
documentation = 'local repo to run spec 2017 experiments with gem5'
  File
"/home/abs218/gem5art_fs/spec2017-experiments/gem5art-env/lib/python3.6/site-packages/gem5art/artifact/artifact.py",
line 160, in registerArtifact
data['git'] = getGit(ppath)
  File
"/home/abs218/gem5art_fs/spec2017-experiments/gem5art-env/lib/python3.6/site-packages/gem5art/artifact/artifact.py",
line 82, in getGit
hsh = subprocess.check_output(command, cwd=path)
  File "/usr/lib/python3.6/subprocess.py", line 356, in check_output
**kwargs).stdout
  File "/usr/lib/python3.6/subprocess.py", line 438, in run
output=stdout, stderr=stderr)
subprocess.CalledProcessError: Command '['git', 'log', '-n1',
'--pretty=format:%H']' returned non-zero exit status 128.
(gem5art-env) abs218@comparchT640:~/gem5art_fs/spec2017-experiments$ git
--version
*git version 2.17.1*

*How can I solve this error? *
*Also, is it necessary to use docker and Celery and why? *

Best regards,

Abhishek


On Wed, Mar 4, 2020 at 12:38 AM Abhishek Singh <
abhishek.singh199...@gmail.com> wrote:

> Hi Hao,
>
> I was able to solve the problem by modifying install-spec2017.sh.
>
> I have skipped all git related commands in "
> https://gem5art.readthedocs.io/en/latest/tutorials/spec2017-tutorial.html;
>
> Also, I do not use docker/celery as I do not understand and I feel it's
> not necessary.
>
> When I run this command "python3 launch_spec2017_experiments.py" (there is
> typo in the website) in Python virtual environment, I get following error:
>
> fatal: not a git repository (or any of the parent directories): .git
> Traceback (most recent call last):
>   File "launch_spec2017_experiments.py", line 16, in 
> documentation = 'local repo to run spec 2017 experiments with gem5'
>   File
> "/home/abs218/gem5art_fs/spec2017-experiments/gem5art-env/lib/python3.6/site-packages/gem5art/artifact/artifact.py",
> line 160, in registerArtifact
> data['git'] = getGit(ppath)
>   File
> "/home/abs218/gem5art_fs/spec2017-experiments/gem5art-env/lib/python3.6/site-packages/gem5art/artifact/artifact.py",
> line 74, in getGit
> raise Exception("git repo doesn't exist for {}".format(path))
> Exception: git repo doesn't exist for
> /home/abs218/gem5art_fs/spec2017-experiments
>
>
> My question is why is it important to make a git repo? also will making
> git repo solve the above error?
>
>
>
>
>
> Best regards,
>
> Abhishek
>
>
> On Tue, Mar 3, 2020 at 9:46 PM Hoa Nguyen  wrote:
>
>> The binaries are compiled on guest.
>>
>> Regards,
>> Hoa Nguyen
>>
>> On Tue, Mar 3, 2020, 6:35 PM Abhishek Singh <
>> abhishek.singh199...@gmail.com> wrote:
>>
>>> Hi,
>>>
>>> I do not understand how it will be different, is it anyway using my host
>>> machine library?
>>>
>>>
>>> When I mount the image, the binaries are present in "/usr" as you
>>> mentioned.
>>>
>>> Also is this sed command correct? sed -i
>>> "s/\/opt\/rh\/devtoolset-7\/root\/usr/\/usr/g"
>>> /home/gem5/spec2017/config/myconfig.x86.cfg
>>>
>>>
>>>
>>>
>>>
>>> Best regards,
>>>
>>> Abhishek
>>>
>>>
>>> On Tue, Mar 3, 2020 at 9:26 PM Hoa Nguyen  wrote:
>>>
>>>> So can you take a look at the path to gcc in
>>>> /home/gem5/spec2017/config/Example-gcc-linux-x86.cfg.
>>>>
>>>> In our SPEC 2017 ISO, the default path is
>>>> /opt/rh/devtoolset-7/root/usr/.
>>>>
>>>> So, in install-spec2017.sh, we use a sed command to replace that
>>>> default path to /usr.
>>>>
>>>> In your case, the default path might be different, so you would need to
>>>> change the sed command in install-spec2017.sh to change the path to /usr.
>>>>
>>>> Regards,
>>>> Hoa Nguyen
>>>>
>>>> On Tue, Mar 3, 2020, 6:10 PM Abhishek Singh <
>>>> abhishek.singh199...@gmail.com> wrote:
>>>>
>>>>> Hi Hoa,
>>>>>
>>>>> I mounted the spec image and found that in file "myconfig.x86.cfg"
>>>>> file which is used to compile spec

Re: [gem5-users] 回复： Installing Shared Libraries to Image in Full Simulation

[Abhishek Singh]

Hi,

I do not understand how it will be different, is it anyway using my host
machine library?


When I mount the image, the binaries are present in "/usr" as you mentioned.

Also is this sed command correct? sed -i
"s/\/opt\/rh\/devtoolset-7\/root\/usr/\/usr/g"
/home/gem5/spec2017/config/myconfig.x86.cfg





Best regards,

Abhishek


On Tue, Mar 3, 2020 at 9:26 PM Hoa Nguyen  wrote:

> So can you take a look at the path to gcc in
> /home/gem5/spec2017/config/Example-gcc-linux-x86.cfg.
>
> In our SPEC 2017 ISO, the default path is /opt/rh/devtoolset-7/root/usr/.
>
> So, in install-spec2017.sh, we use a sed command to replace that default
> path to /usr.
>
> In your case, the default path might be different, so you would need to
> change the sed command in install-spec2017.sh to change the path to /usr.
>
> Regards,
> Hoa Nguyen
>
> On Tue, Mar 3, 2020, 6:10 PM Abhishek Singh <
> abhishek.singh199...@gmail.com> wrote:
>
>> Hi Hoa,
>>
>> I mounted the spec image and found that in file "myconfig.x86.cfg" file
>> which is used to compile spec benchmarks have this gcc linking to
>> "/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0"
>>
>> Did you guys use this "myconfig.x86.cfg" file in the result shown on the "
>> https://gem5art.readthedocs.io/en/latest/tutorials/spec2017-tutorial.html
>> "?
>>
>>
>> Best regards,
>>
>> Abhishek
>>
>>
>> On Tue, Mar 3, 2020 at 8:52 PM Hoa Nguyen  wrote:
>>
>>> Did you modify any file downloaded from gem5art repo?
>>>
>>> Regards,
>>> Hoa Nguyen
>>>
>>> On Tue, Mar 3, 2020, 5:44 PM Abhishek Singh <
>>> abhishek.singh199...@gmail.com> wrote:
>>>
>>>> I mounted the image and there was no SW folder
>>>>
>>>> On Tue, Mar 3, 2020 at 8:42 PM Hoa Nguyen 
>>>> wrote:
>>>>
>>>>> Hi,
>>>>>
>>>>> I'm not sure where is the error, but I would look into why the path to
>>>>> gcc is "/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc".
>>>>>
>>>>> Regards,
>>>>> Hoa Nguyen
>>>>>
>>>>> On Tue, Mar 3, 2020, 5:28 PM Abhishek Singh <
>>>>> abhishek.singh199...@gmail.com> wrote:
>>>>>
>>>>>> Hi Hoa,
>>>>>>
>>>>>> For now, I will try to get a single-core.
>>>>>>
>>>>>> In Building the Disk Image Step, I get an error in compiling spec
>>>>>> benchmarks in the image i.e., after this command ./packer build
>>>>>> spec2017/spec2017.json
>>>>>>
>>>>>>
>>>>>> I have posted the long error message, I also looked into most of the
>>>>>> make.out the file, the error is due to the missing gcc and gfortran 
>>>>>> library.
>>>>>>
>>>>>> I did not look up much in detail, as there can be other errors too
>>>>>>
>>>>>> Please let me know if I missed some steps in between. I tried twice
>>>>>> but the error is the same.
>>>>>>
>>>>>> Error Message(short version):
>>>>>> From
>>>>>> /home/gem5/spec2017/benchspec/CPU/998.specrand_is/build/build_base_mytest-m64./make.out
>>>>>> file
>>>>>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc -std=c99   -m64
>>>>>> -c -o main.o -DSPEC -DNDEBUG -Ispecrand-common  -g -O3
>>>>>>  -fno-unsafe-math-optimizations  -fno-tree-loop-vectorize
>>>>>> -fopenmp -DSPEC_OPENMP -fno-strict-aliasing   -DSPEC_LP64  main.c
>>>>>>
>>>>>> specmake: /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command
>>>>>> not found
>>>>>>
>>>>>> specmake: *** [/home/gem5/spec2017/benchspec/Makefile.defaults:347:
>>>>>> main.o] Error 127
>>>>>>
>>>>>> This error is common in all the files along with other libraries such
>>>>>> as:
>>>>>>
>>>>>> 603.bwaves_s/build/build_base_mytest-m64./make.out:3:specmake:
>>>>>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gfortran: Command not found
>>>>>> 600.perlbench_s/build/build_base_mytest-m64./make.out:2:specmake:
>>>>>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
>>>>>> 

Re: [gem5-users] 回复： Installing Shared Libraries to Image in Full Simulation

[Abhishek Singh]

Hi Hoa,

I mounted the spec image and found that in file "myconfig.x86.cfg" file
which is used to compile spec benchmarks have this gcc linking to
"/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0"

Did you guys use this "myconfig.x86.cfg" file in the result shown on the "
https://gem5art.readthedocs.io/en/latest/tutorials/spec2017-tutorial.html;?


Best regards,

Abhishek


On Tue, Mar 3, 2020 at 8:52 PM Hoa Nguyen  wrote:

> Did you modify any file downloaded from gem5art repo?
>
> Regards,
> Hoa Nguyen
>
> On Tue, Mar 3, 2020, 5:44 PM Abhishek Singh <
> abhishek.singh199...@gmail.com> wrote:
>
>> I mounted the image and there was no SW folder
>>
>> On Tue, Mar 3, 2020 at 8:42 PM Hoa Nguyen  wrote:
>>
>>> Hi,
>>>
>>> I'm not sure where is the error, but I would look into why the path to
>>> gcc is "/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc".
>>>
>>> Regards,
>>> Hoa Nguyen
>>>
>>> On Tue, Mar 3, 2020, 5:28 PM Abhishek Singh <
>>> abhishek.singh199...@gmail.com> wrote:
>>>
>>>> Hi Hoa,
>>>>
>>>> For now, I will try to get a single-core.
>>>>
>>>> In Building the Disk Image Step, I get an error in compiling spec
>>>> benchmarks in the image i.e., after this command ./packer build
>>>> spec2017/spec2017.json
>>>>
>>>>
>>>> I have posted the long error message, I also looked into most of the
>>>> make.out the file, the error is due to the missing gcc and gfortran 
>>>> library.
>>>>
>>>> I did not look up much in detail, as there can be other errors too
>>>>
>>>> Please let me know if I missed some steps in between. I tried twice but
>>>> the error is the same.
>>>>
>>>> Error Message(short version):
>>>> From
>>>> /home/gem5/spec2017/benchspec/CPU/998.specrand_is/build/build_base_mytest-m64./make.out
>>>> file
>>>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc -std=c99   -m64 -c
>>>> -o main.o -DSPEC -DNDEBUG -Ispecrand-common  -g -O3
>>>>  -fno-unsafe-math-optimizations  -fno-tree-loop-vectorize
>>>> -fopenmp -DSPEC_OPENMP -fno-strict-aliasing   -DSPEC_LP64  main.c
>>>>
>>>> specmake: /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not
>>>> found
>>>>
>>>> specmake: *** [/home/gem5/spec2017/benchspec/Makefile.defaults:347:
>>>> main.o] Error 127
>>>>
>>>> This error is common in all the files along with other libraries such
>>>> as:
>>>>
>>>> 603.bwaves_s/build/build_base_mytest-m64./make.out:3:specmake:
>>>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gfortran: Command not found
>>>> 600.perlbench_s/build/build_base_mytest-m64./make.out:2:specmake:
>>>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
>>>> 521.wrf_r/build/build_base_mytest-m64./make.diffwrf_521.out:40:specmake:
>>>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
>>>> 523.xalancbmk_r/build/build_base_mytest-m64./make.out:2:specmake:
>>>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/g++: Command not found
>>>> 557.xz_r/build/build_base_mytest-m64./make.out:2:specmake:
>>>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
>>>> 526.blender_r/build/build_base_mytest-m64./make.blender_r.out:2:specmake:
>>>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
>>>> 505.mcf_r/build/build_base_mytest-m64./make.out:2:specmake:
>>>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
>>>> 607.cactuBSSN_s/build/build_base_mytest-m64./make.out:2:specmake:
>>>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
>>>> 648.exchange2_s/build/build_base_mytest-m64./make.out:3:specmake:
>>>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gfortran: Command not found
>>>> 527.cam4_r/build/build_base_mytest-m64./make.cam4_r.out:21:specmake:
>>>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
>>>> 503.bwaves_r/build/build_base_mytest-m64./make.out:4:specmake:
>>>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gfortran: Command not found
>>>> 996.specrand_fs/build/build_base_mytest-m64./make.out:2:specmake:
>>>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Com

Re: [gem5-users] 回复： Installing Shared Libraries to Image in Full Simulation

[Abhishek Singh]

I mounted the image and there was no SW folder

On Tue, Mar 3, 2020 at 8:42 PM Hoa Nguyen  wrote:

> Hi,
>
> I'm not sure where is the error, but I would look into why the path to gcc
> is "/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc".
>
> Regards,
> Hoa Nguyen
>
> On Tue, Mar 3, 2020, 5:28 PM Abhishek Singh <
> abhishek.singh199...@gmail.com> wrote:
>
>> Hi Hoa,
>>
>> For now, I will try to get a single-core.
>>
>> In Building the Disk Image Step, I get an error in compiling spec
>> benchmarks in the image i.e., after this command ./packer build
>> spec2017/spec2017.json
>>
>>
>> I have posted the long error message, I also looked into most of the
>> make.out the file, the error is due to the missing gcc and gfortran library.
>>
>> I did not look up much in detail, as there can be other errors too
>>
>> Please let me know if I missed some steps in between. I tried twice but
>> the error is the same.
>>
>> Error Message(short version):
>> From
>> /home/gem5/spec2017/benchspec/CPU/998.specrand_is/build/build_base_mytest-m64./make.out
>> file
>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc -std=c99   -m64 -c
>> -o main.o -DSPEC -DNDEBUG -Ispecrand-common  -g -O3
>>  -fno-unsafe-math-optimizations  -fno-tree-loop-vectorize
>> -fopenmp -DSPEC_OPENMP -fno-strict-aliasing   -DSPEC_LP64  main.c
>>
>> specmake: /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not
>> found
>>
>> specmake: *** [/home/gem5/spec2017/benchspec/Makefile.defaults:347:
>> main.o] Error 127
>>
>> This error is common in all the files along with other libraries such as:
>>
>> 603.bwaves_s/build/build_base_mytest-m64./make.out:3:specmake:
>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gfortran: Command not found
>> 600.perlbench_s/build/build_base_mytest-m64./make.out:2:specmake:
>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
>> 521.wrf_r/build/build_base_mytest-m64./make.diffwrf_521.out:40:specmake:
>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
>> 523.xalancbmk_r/build/build_base_mytest-m64./make.out:2:specmake:
>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/g++: Command not found
>> 557.xz_r/build/build_base_mytest-m64./make.out:2:specmake:
>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
>> 526.blender_r/build/build_base_mytest-m64./make.blender_r.out:2:specmake:
>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
>> 505.mcf_r/build/build_base_mytest-m64./make.out:2:specmake:
>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
>> 607.cactuBSSN_s/build/build_base_mytest-m64./make.out:2:specmake:
>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
>> 648.exchange2_s/build/build_base_mytest-m64./make.out:3:specmake:
>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gfortran: Command not found
>> 527.cam4_r/build/build_base_mytest-m64./make.cam4_r.out:21:specmake:
>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
>> 503.bwaves_r/build/build_base_mytest-m64./make.out:4:specmake:
>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gfortran: Command not found
>> 996.specrand_fs/build/build_base_mytest-m64./make.out:2:specmake:
>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
>> 657.xz_s/build/build_base_mytest-m64./make.out:2:specmake:
>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
>> 638.imagick_s/build/build_base_mytest-m64./make.imagevalidate_638.out:2:specmake:
>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
>> 549.fotonik3d_r/build/build_base_mytest-m64./make.out:2:specmake:
>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gfortran: Command not found
>> 538.imagick_r/build/build_base_mytest-m64./make.imagevalidate_538.out:2:specmake:
>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
>> 654.roms_s/build/build_base_mytest-m64./make.out:220:specmake:
>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gfortran: Command not found
>> 631.deepsjeng_s/build/build_base_mytest-m64./make.out:2:specmake:
>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/g++: Command not found
>> 998.specrand_is/build/build_base_mytest-m64./make.out:2:specmake:
>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
>> 619.lbm_s/build/build_base_mytest-m64./make.out:2:specmake:
>> /SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Comman

Re: [gem5-users] 回复： Installing Shared Libraries to Image in Full Simulation

[Abhishek Singh]

/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
500.perlbench_r/build/build_base_mytest-m64./make.out:2:specmake:
/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
510.parest_r/build/build_base_mytest-m64./make.out:2:specmake:
/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/g++: Command not found
625.x264_s/build/build_base_mytest-m64./make.imagevalidate_625.out:2:specmake:
/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
520.omnetpp_r/build/build_base_mytest-m64./make.out:2:specmake:
/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/g++: Command not found
621.wrf_s/build/build_base_mytest-m64./make.diffwrf_621.out:40:specmake:
/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
531.deepsjeng_r/build/build_base_mytest-m64./make.out:2:specmake:
/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/g++: Command not found
544.nab_r/build/build_base_mytest-m64./make.out:2:specmake:
/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
602.gcc_s/build/build_base_mytest-m64./make.out:2:specmake:
/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
519.lbm_r/build/build_base_mytest-m64./make.out:2:specmake:
/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
620.omnetpp_s/build/build_base_mytest-m64./make.out:2:specmake:
/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/g++: Command not found
541.leela_r/build/build_base_mytest-m64./make.out:2:specmake:
/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/g++: Command not found
644.nab_s/build/build_base_mytest-m64./make.out:2:specmake:
/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
508.namd_r/build/build_base_mytest-m64./make.out:2:specmake:
/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/g++: Command not found
628.pop2_s/build/build_base_mytest-m64./make.out:2:specmake:
/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
525.x264_r/build/build_base_mytest-m64./make.imagevalidate_525.out:2:specmake:
/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
627.cam4_s/build/build_base_mytest-m64./make.cam4_s.out:21:specmake:
/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
623.xalancbmk_s/build/build_base_mytest-m64./make.out:2:specmake:
/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/g++: Command not found
605.mcf_s/build/build_base_mytest-m64./make.out:2:specmake:
/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found
507.cactuBSSN_r/build/build_base_mytest-m64./make.out:2:specmake:
/SW/compilers/GCC/Linux/x86_64/gcc-6.3.0/bin/gcc: Command not found

Error Message (qemu)

qemu: Build errors for intspeed: 600.perlbench_s(base; CE),
602.gcc_s(base; CE), 605.mcf_s(base; CE), 620.omnetpp_s(base; CE),
623.xalancbmk_s(base; CE), 625.x264_s(base; CE), 631.deepsjeng_s(base; CE),
641.leela_s(base; CE), 648.exchange2_s(base; CE), 657.xz_s(base; CE),
998.specrand_is(base; CE)
qemu: Build errors for intrate: 500.perlbench_r(base; CE),
502.gcc_r(base; CE), 505.mcf_r(base; CE), 520.omnetpp_r(base; CE),
523.xalancbmk_r(base; CE), 525.x264_r(base; CE), 531.deepsjeng_r(base; CE),
541.leela_r(base; CE), 548.exchange2_r(base; CE), 557.xz_r(base; CE),
999.specrand_ir(base; CE)
qemu: Build errors for fpspeed: 603.bwaves_s(base; CE),
607.cactuBSSN_s(base; CE), 619.lbm_s(base; CE), 621.wrf_s(base; CE),
627.cam4_s(base; CE), 628.pop2_s(base; CE), 638.imagick_s(base; CE),
644.nab_s(base; CE), 649.fotonik3d_s(base; CE), 654.roms_s(base; CE),
996.specrand_fs(base; CE)
qemu: Build errors for fprate: 503.bwaves_r(base; CE),
507.cactuBSSN_r(base; CE), 508.namd_r(base; CE), 510.parest_r(base; CE),
511.povray_r(base; CE), 519.lbm_r(base; CE), 521.wrf_r(base; CE),
526.blender_r(base; CE), 527.cam4_r(base; CE), 538.imagick_r(base; CE),
544.nab_r(base; CE), 549.fotonik3d_r(base; CE), 554.roms_r(base; CE),
997.specrand_fr(base; CE)


Best regards,

Abhishek


On Tue, Mar 3, 2020 at 7:53 PM Hoa Nguyen  wrote:

> Hi Abhishek,
>
> Yes, but the gem5 config only has one-core O3CPU. It could be tweaked to
> multiple cores.
>
> Regards,
> Hoa Nguyen
>
> On Tue, Mar 3, 2020, 3:48 PM Abhishek Singh <
> abhishek.singh199...@gmail.com> wrote:
>
>> Hi,
>>
>> In order to run SPEC2k17 benchmarks, should we follow the same tutorial "
>> https://gem5art.readthedocs.io/en/latest/tutorials/spec2017-tutorial.html
>> "?
>>
>>
>> Best regards,
>>
>> Abhishek
>>
>>
>> On Tue, Mar 3, 2020 at 6:45 PM Hoa Nguyen  wrote:
>>
>>> Hi Abhishek,
>>>
>>> We ran a few spec2017 workloads on O3CPU, and they ran successfully.
>>>
>>> We used gem5 19.
>>>
>>> Regards,
>>> Hoa Nguyen
>>>
>>> On 3/3/20, Abhishek Singh  wrote:
>>> > Hi Hoa,
>>> > Are you 

Re: [gem5-users] 回复： Installing Shared Libraries to Image in Full Simulation

[Abhishek Singh]

Hi,

In order to run SPEC2k17 benchmarks, should we follow the same tutorial "
https://gem5art.readthedocs.io/en/latest/tutorials/spec2017-tutorial.html;?


Best regards,

Abhishek


On Tue, Mar 3, 2020 at 6:45 PM Hoa Nguyen  wrote:

> Hi Abhishek,
>
> We ran a few spec2017 workloads on O3CPU, and they ran successfully.
>
> We used gem5 19.
>
> Regards,
> Hoa Nguyen
>
> On 3/3/20, Abhishek Singh  wrote:
> > Hi Hoa,
> > Are you able to run on o3 cpu.
> > Also, is it same gem5 commit as mentioned on the website?
> >
> > On Tue, Mar 3, 2020 at 4:35 AM Hoa Nguyen  wrote:
> >
> >> Hi there,
> >>
> >> We're actually able to run SPEC 2017 workloads in FS mode using the
> >> gem5art's tutorial.
> >>
> >> The table should have been updated.
> >>
> >> Sorry about the confusion!
> >>
> >> Regards,
> >> Hoa Nguyen
> >>
> >>
> >> On Mon, Mar 2, 2020, 7:55 PM Abhishek Singh <
> >> abhishek.singh199...@gmail.com> wrote:
> >>
> >>> Hi,
> >>>
> >>> This is the i got in past when I was trying to run SPEC in SE mode
> >>>
> >>> If you check mailing list there are suggestions about it
> >>>
> >>> I have not yet ported the spec 2017 to gem5, I was trying to use FS but
> >>> then I saw that 03 CPU in gem5art shows unsuccessful
> >>>
> >>> I am planning to port spec benchmarks in coming weeks
> >>>
> >>> If you or ANYONE have already posted SPEC 2017 benchmarks for O3CPU
> >>> please share your knowledge and steps ?
> >>>
> >>> On Mon, Mar 2, 2020 at 10:50 PM 616653241 <616653...@qq.com> wrote:
> >>>
> >>>> Hi Abhishek ,
> >>>>   I am running the spec 2017 in the gem5 simulator(X86). But a
> >>>> lot of benchmarks didnt works.
> >>>>   It shown tha :
> >>>>   warn:instruction 'movntdq_Mo_Vo' unimplemented.
> >>>>So,what I do for it?
> >>>>  And anyone can tell me how to deal with it? Thank you.
> >>>>
> >>>> -- 原始邮件 --
> >>>> *发件人:* "Abhishek Singh";
> >>>> *发送时间:* 2020年3月3日(星期二) 凌晨5:09
> >>>> *收件人:* "gem5 users mailing list";"yazakram"<
> >>>> yazak...@ucdavis.edu>;
> >>>> *主题:* Re: [gem5-users] Installing Shared Libraries to Image in Full
> >>>> Simulation
> >>>>
> >>>> Hi Ayaz,
> >>>>
> >>>> I am using gem5art to get spec 2017 installed in the image.
> >>>> I am at this "Building the Disk Image" step
> >>>> When I use this command "./packer build spec2017/spec2017.json"
> >>>> I get the following error:
> >>>>
> >>>> qemu output will be in this color.
> >>>>
> >>>> ==> qemu: Retrieving ISO
> >>>> ==> qemu: Trying
> >>>>
> http://old-releases.ubuntu.com/releases/18.04.2/ubuntu-18.04.2-server-amd64.iso
> >>>> ==> qemu: Trying
> >>>>
> http://old-releases.ubuntu.com/releases/18.04.2/ubuntu-18.04.2-server-amd64.iso?checksum=md5%3A34416ff83179728d54583bf3f18d42d2
> >>>> ==> qemu:
> >>>>
> http://old-releases.ubuntu.com/releases/18.04.2/ubuntu-18.04.2-server-amd64.iso?checksum=md5%3A34416ff83179728d54583bf3f18d42d2
> >>>> =>
> >>>>
> /home/abs218/spec2017-experiments/disk-image/packer_cache/8ecbb06d2a38105b7d1cb3316cf5b970ee389dad.iso
> >>>> ==> qemu: Creating floppy disk...
> >>>> qemu: Copying files flatly from floppy_files
> >>>> qemu: Copying file: shared/preseed.cfg
> >>>> qemu: Done copying files from floppy_files
> >>>> qemu: Collecting paths from floppy_dirs
> >>>> qemu: Resulting paths from floppy_dirs : []
> >>>> qemu: Done copying paths from floppy_dirs
> >>>> ==> qemu: Creating required virtual machine disks
> >>>> ==> qemu: Starting HTTP server on port 8208
> >>>> ==> qemu: Found port for communicator (SSH, WinRM, etc): 4049.
> >>>> ==> qemu: Looking for available port between 5900 and 6000 on
> 127.0.0.1
> >>>> ==> qemu: Starting VM, booting from CD-ROM
> >>>> qemu: The VM will be run headless, without a GUI. If

Re: [gem5-users] gem5 X86 full system simulation with a recent version of ubuntu(18.04)

[Abhishek Singh]

Hi Ayaz,

Thanks for getting back, I was able to solve this problem by using another
method.

Best regards,

Abhishek


On Tue, Mar 3, 2020 at 6:37 PM Ayaz Akram  wrote:

> Hi Abhishek,
>
> By default, the root/.bashrc on this image has an m5 exit call and will
> lead to simulation termination after linux boot up. If you update the
> .bashrc file by adding a m5 readfile, you should be able to use an rcS
> script with this image. Please, refer to the following script on how to use
> m5 readfile:
>
> https://github.com/darchr/gem5art/blob/master/docs/disks/npb/runscript.sh
>
> -Ayaz
>
>
> On Tue, Mar 3, 2020 at 7:32 AM Abhishek Singh <
> abhishek.singh199...@gmail.com> wrote:
>
>> Hello Ayaz,
>>
>> Can this image accept the rcS script provided using the Command line?
>>
>> For example in this way:
>>
>>  ./build/X86/gem5.opt
>> --outdir=/home/abs218/whisper_gem5_setup/gem5_latest/scalibility_chkpt/
>> --stats-file=scalibility_chkpt.simout --dump-config=scalibility_chkpt.ini
>> --redirect-stderr --stderr-file=scalibility_chkpt.e configs/example/fs.py
>> --checkpoint-dir=/home/abs218/whisper_gem5_setup/gem5_latest/scalibility_chkpt/
>> --disk-image=/home/abs218/whisper_gem5_setup/benchmarks/gem5art/base.img
>> --kernel=/home/abs218/new_fs/gem5/linux-4.8.13/vmlinux
>> --script=scalibility.rcS
>>
>>
>> Best regards,
>>
>> Abhishek
>>
>>
>> On Fri, Jan 24, 2020 at 2:05 AM Ayaz Akram  wrote:
>>
>>> Hi Rubel,
>>>
>>> You can download a disk image with ubuntu 18.04 using the following link:
>>>
>>> http://dist.gem5.org/images/x86/ubuntu-18-04/base.img
>>>
>>> We have also uploaded some linux kernel binaries and associated kernel
>>> config files, which you can download from the following links:
>>>
>>> http://dist.gem5.org/kernels/x86/static/vmlinux-4.14.134
>>> http://dist.gem5.org/kernels/x86/static/vmlinux-4.14.134.config
>>>
>>> In the above links, replace vmlinux-4.14.134
>>> <http://dist.gem5.org/kernels/x86/static/vmlinux-4.14.134>  with any
>>> kernel from this list:  vmlinux-4.19.83
>>> <http://dist.gem5.org/kernels/x86/static/vmlinux-4.19.83>, vmlinux-4.4.1
>>> <http://dist.gem5.org/kernels/x86/static/vmlinux-4.4.189>*86*,
>>> vmlinux-5.2.3 <http://dist.gem5.org/kernels/x86/static/vmlinux-5.2.3>,
>>> vmlinux-4.9.186
>>> <http://dist.gem5.org/kernels/x86/static/vmlinux-4.9.186> to download
>>> that kernel binary or the kernel config file used to build the kernel.
>>>
>>> In order to find out which kernel versions work on which gem5 configs,
>>> you can refer to the status plots shown at the bottom of the following
>>> tutorial:
>>>
>>> https://gem5art.readthedocs.io/en/latest/tutorials/boot-tutorial.html
>>>
>>> Please, note that these status plots are generated using gem5 commit:
>>> d40f0bc579fb8b10da7181.
>>>
>>> We will soon release more details on the methodology (gem5art: libraries
>>> for artifacts, reproducibility and testing) used to generate these plots.
>>>
>>> Regards,
>>> Ayaz
>>>
>>>
>>> On Thu, Jan 23, 2020 at 8:11 AM Md Rubel Ahmed <
>>> mdrubelah...@mail.usf.edu> wrote:
>>>
>>>> Hi all,
>>>> I want to run ubuntu 18.04 on top of X86 gem5.opt full system. I am
>>>> specifically interested in running a multi-threaded program on this OS.  I
>>>> have followed the below tutorials but could not get my required version
>>>> booted.
>>>> Tutorials:
>>>> 1. http://www.lowepower.com/jason/setting-up-gem5-full-system.html
>>>> 2. https://docs.simplessd.org/tips/kernel.html
>>>> I also tried with the kernel and disk img provided with the tutorial
>>>> [2]. But still getting similar errors:
>>>>
>>>> ```
>>>> VFS: Cannot open root device "hda1" or unknown-block(3,1)
>>>> Please append a correct "root=" boot option; here are the available
>>>> partitions:
>>>> 0300 16 hda driver: ide-disk
>>>> 0340 524160 hdb driver: ide-disk
>>>>   0341 524128 hdb1
>>>> ```
>>>>
>>>> Now I am asking if anyone has a good kernel and image built with some
>>>> latest version of ubuntu/Linux and publicly available, or can someone tell
>>>> me the steps needed to overcome the errors and getting my job done.
>>>>
>>>> Thanks for your time.
>>>> Regards,
>>>> Rubel
>>>> ___
>>>> gem5-users mailing list
>>>> gem5-users@gem5.org
>>>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>>>
>>> ___
>>> gem5-users mailing list
>>> gem5-users@gem5.org
>>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>>
>>
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Question about CacheLoad/StorePorts

[Abhishek Singh]

Hi,

You are right about values of ports not being sensible.
Set the values depending on the architecture (coffee lake, skylake, etc)

Correct values of hardware components can be found in their manual

On Tue, Mar 3, 2020 at 5:32 PM Chang Hyun Park 
wrote:

> Thank you, Abhishek for your reply.
> (For some reason your mail didn't make it into my inbox).
>
> The reason I brought the question up was because the other parameters
> (ROB size, register file size, dispatch width, etc) look like sensible
> values, but the cacheLoad/StorePorts just seemed way off.
> And Also I was not sure if I should be setting the values to two and
> one respectively.
>
> Best,
> - Chang Hyun Park
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

[gem5-users] Tutorial on Porting Spec 2017 benchmarks to SE x86 cpu

[Abhishek Singh]

Hello Everyone,

Does anyone has ported spec 2017 benchmarks to SE gem5?
If yes, can you share some steps?

Currently, I am trying FS from gem5art but having some error with the
scripts and I am trying to solve but FS mode according to gem5art, can be
used only with 1 CPU in o3 CPU mode with the commit specified.
This will limit multi-core simulations, that is why I wanted to see if
there's anyone who ported spec 2017 to gem5 SE mode.



Best regards,

Abhishek
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] gem5 X86 full system simulation with a recent version of ubuntu(18.04)

[Abhishek Singh]

Hello Ayaz,

Can this image accept the rcS script provided using the Command line?

For example in this way:

 ./build/X86/gem5.opt
--outdir=/home/abs218/whisper_gem5_setup/gem5_latest/scalibility_chkpt/
--stats-file=scalibility_chkpt.simout --dump-config=scalibility_chkpt.ini
--redirect-stderr --stderr-file=scalibility_chkpt.e configs/example/fs.py
--checkpoint-dir=/home/abs218/whisper_gem5_setup/gem5_latest/scalibility_chkpt/
--disk-image=/home/abs218/whisper_gem5_setup/benchmarks/gem5art/base.img
--kernel=/home/abs218/new_fs/gem5/linux-4.8.13/vmlinux
--script=scalibility.rcS


Best regards,

Abhishek


On Fri, Jan 24, 2020 at 2:05 AM Ayaz Akram  wrote:

> Hi Rubel,
>
> You can download a disk image with ubuntu 18.04 using the following link:
>
> http://dist.gem5.org/images/x86/ubuntu-18-04/base.img
>
> We have also uploaded some linux kernel binaries and associated kernel
> config files, which you can download from the following links:
>
> http://dist.gem5.org/kernels/x86/static/vmlinux-4.14.134
> http://dist.gem5.org/kernels/x86/static/vmlinux-4.14.134.config
>
> In the above links, replace vmlinux-4.14.134
>   with any
> kernel from this list:  vmlinux-4.19.83
> , vmlinux-4.4.1
> *86*,
> vmlinux-5.2.3 ,
> vmlinux-4.9.186  to
> download that kernel binary or the kernel config file used to build the
> kernel.
>
> In order to find out which kernel versions work on which gem5 configs, you
> can refer to the status plots shown at the bottom of the following tutorial:
>
> https://gem5art.readthedocs.io/en/latest/tutorials/boot-tutorial.html
>
> Please, note that these status plots are generated using gem5 commit:
> d40f0bc579fb8b10da7181.
>
> We will soon release more details on the methodology (gem5art: libraries
> for artifacts, reproducibility and testing) used to generate these plots.
>
> Regards,
> Ayaz
>
>
> On Thu, Jan 23, 2020 at 8:11 AM Md Rubel Ahmed 
> wrote:
>
>> Hi all,
>> I want to run ubuntu 18.04 on top of X86 gem5.opt full system. I am
>> specifically interested in running a multi-threaded program on this OS.  I
>> have followed the below tutorials but could not get my required version
>> booted.
>> Tutorials:
>> 1. http://www.lowepower.com/jason/setting-up-gem5-full-system.html
>> 2. https://docs.simplessd.org/tips/kernel.html
>> I also tried with the kernel and disk img provided with the tutorial [2].
>> But still getting similar errors:
>>
>> ```
>> VFS: Cannot open root device "hda1" or unknown-block(3,1)
>> Please append a correct "root=" boot option; here are the available
>> partitions:
>> 0300 16 hda driver: ide-disk
>> 0340 524160 hdb driver: ide-disk
>>   0341 524128 hdb1
>> ```
>>
>> Now I am asking if anyone has a good kernel and image built with some
>> latest version of ubuntu/Linux and publicly available, or can someone tell
>> me the steps needed to overcome the errors and getting my job done.
>>
>> Thanks for your time.
>> Regards,
>> Rubel
>> ___
>> gem5-users mailing list
>> gem5-users@gem5.org
>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] 回复： Installing Shared Libraries to Image in Full Simulation

[Abhishek Singh]

Hi Hoa,
Are you able to run on o3 cpu.
Also, is it same gem5 commit as mentioned on the website?

On Tue, Mar 3, 2020 at 4:35 AM Hoa Nguyen  wrote:

> Hi there,
>
> We're actually able to run SPEC 2017 workloads in FS mode using the
> gem5art's tutorial.
>
> The table should have been updated.
>
> Sorry about the confusion!
>
> Regards,
> Hoa Nguyen
>
>
> On Mon, Mar 2, 2020, 7:55 PM Abhishek Singh <
> abhishek.singh199...@gmail.com> wrote:
>
>> Hi,
>>
>> This is the i got in past when I was trying to run SPEC in SE mode
>>
>> If you check mailing list there are suggestions about it
>>
>> I have not yet ported the spec 2017 to gem5, I was trying to use FS but
>> then I saw that 03 CPU in gem5art shows unsuccessful
>>
>> I am planning to port spec benchmarks in coming weeks
>>
>> If you or ANYONE have already posted SPEC 2017 benchmarks for O3CPU
>> please share your knowledge and steps ?
>>
>> On Mon, Mar 2, 2020 at 10:50 PM 616653241 <616653...@qq.com> wrote:
>>
>>> Hi Abhishek ,
>>>   I am running the spec 2017 in the gem5 simulator(X86). But a
>>> lot of benchmarks didnt works.
>>>   It shown tha :
>>>   warn:instruction 'movntdq_Mo_Vo' unimplemented.
>>>So,what I do for it?
>>>  And anyone can tell me how to deal with it? Thank you.
>>>
>>> -- 原始邮件 --
>>> *发件人:* "Abhishek Singh";
>>> *发送时间:* 2020年3月3日(星期二) 凌晨5:09
>>> *收件人:* "gem5 users mailing list";"yazakram"<
>>> yazak...@ucdavis.edu>;
>>> *主题:* Re: [gem5-users] Installing Shared Libraries to Image in Full
>>> Simulation
>>>
>>> Hi Ayaz,
>>>
>>> I am using gem5art to get spec 2017 installed in the image.
>>> I am at this "Building the Disk Image" step
>>> When I use this command "./packer build spec2017/spec2017.json"
>>> I get the following error:
>>>
>>> qemu output will be in this color.
>>>
>>> ==> qemu: Retrieving ISO
>>> ==> qemu: Trying
>>> http://old-releases.ubuntu.com/releases/18.04.2/ubuntu-18.04.2-server-amd64.iso
>>> ==> qemu: Trying
>>> http://old-releases.ubuntu.com/releases/18.04.2/ubuntu-18.04.2-server-amd64.iso?checksum=md5%3A34416ff83179728d54583bf3f18d42d2
>>> ==> qemu:
>>> http://old-releases.ubuntu.com/releases/18.04.2/ubuntu-18.04.2-server-amd64.iso?checksum=md5%3A34416ff83179728d54583bf3f18d42d2
>>> =>
>>> /home/abs218/spec2017-experiments/disk-image/packer_cache/8ecbb06d2a38105b7d1cb3316cf5b970ee389dad.iso
>>> ==> qemu: Creating floppy disk...
>>> qemu: Copying files flatly from floppy_files
>>> qemu: Copying file: shared/preseed.cfg
>>> qemu: Done copying files from floppy_files
>>> qemu: Collecting paths from floppy_dirs
>>> qemu: Resulting paths from floppy_dirs : []
>>> qemu: Done copying paths from floppy_dirs
>>> ==> qemu: Creating required virtual machine disks
>>> ==> qemu: Starting HTTP server on port 8208
>>> ==> qemu: Found port for communicator (SSH, WinRM, etc): 4049.
>>> ==> qemu: Looking for available port between 5900 and 6000 on 127.0.0.1
>>> ==> qemu: Starting VM, booting from CD-ROM
>>> qemu: The VM will be run headless, without a GUI. If you want to
>>> qemu: view the screen of the VM, connect via VNC without a password
>>> to
>>> qemu: vnc://127.0.0.1:5993
>>> ==> qemu: Overriding defaults Qemu arguments with QemuArgs...
>>> ==> qemu: Error launching VM: Qemu failed to start. Please run with
>>> PACKER_LOG=1 to get more info.
>>> ==> qemu: Deleting output directory...
>>>
>>>
>>>
>>> *Build 'qemu' errored: Build was halted.==> Some builds didn't complete
>>> successfully and had errors:--> qemu: Build was halted.*
>>>
>>> Please note I am doing ssh into the machine and I ssh using "ssh -Y" for
>>> getting x11 display.
>>>
>>> I am not able to bypass this error, do you have any tips how to overcome
>>> this error?
>>>
>>>
>>>
>>> Best regards,
>>>
>>> Abhishek
>>>
>>>
>>> On Sat, Feb 8, 2020 at 5:42 PM Ayaz Akram  wrote:
>>>
>>>> Hi  Abhishek,
>>>>
>>>> That was at least the case with the gem5 version we tested (commit

Re: [gem5-users] 回复： Installing Shared Libraries to Image in Full Simulation

[Abhishek Singh]

Hi,

This is the i got in past when I was trying to run SPEC in SE mode

If you check mailing list there are suggestions about it

I have not yet ported the spec 2017 to gem5, I was trying to use FS but
then I saw that 03 CPU in gem5art shows unsuccessful

I am planning to port spec benchmarks in coming weeks

If you or ANYONE have already posted SPEC 2017 benchmarks for O3CPU please
share your knowledge and steps ?

On Mon, Mar 2, 2020 at 10:50 PM 616653241 <616653...@qq.com> wrote:

> Hi Abhishek ,
>   I am running the spec 2017 in the gem5 simulator(X86). But a lot
> of benchmarks didnt works.
>   It shown tha :
>   warn:instruction 'movntdq_Mo_Vo' unimplemented.
>So,what I do for it?
>  And anyone can tell me how to deal with it? Thank you.
>
> -- 原始邮件 --
> *发件人:* "Abhishek Singh";
> *发送时间:* 2020年3月3日(星期二) 凌晨5:09
> *收件人:* "gem5 users mailing list";"yazakram"<
> yazak...@ucdavis.edu>;
> *主题:* Re: [gem5-users] Installing Shared Libraries to Image in Full
> Simulation
>
> Hi Ayaz,
>
> I am using gem5art to get spec 2017 installed in the image.
> I am at this "Building the Disk Image" step
> When I use this command "./packer build spec2017/spec2017.json"
> I get the following error:
>
> qemu output will be in this color.
>
> ==> qemu: Retrieving ISO
> ==> qemu: Trying
> http://old-releases.ubuntu.com/releases/18.04.2/ubuntu-18.04.2-server-amd64.iso
> ==> qemu: Trying
> http://old-releases.ubuntu.com/releases/18.04.2/ubuntu-18.04.2-server-amd64.iso?checksum=md5%3A34416ff83179728d54583bf3f18d42d2
> ==> qemu:
> http://old-releases.ubuntu.com/releases/18.04.2/ubuntu-18.04.2-server-amd64.iso?checksum=md5%3A34416ff83179728d54583bf3f18d42d2
> =>
> /home/abs218/spec2017-experiments/disk-image/packer_cache/8ecbb06d2a38105b7d1cb3316cf5b970ee389dad.iso
> ==> qemu: Creating floppy disk...
> qemu: Copying files flatly from floppy_files
> qemu: Copying file: shared/preseed.cfg
> qemu: Done copying files from floppy_files
> qemu: Collecting paths from floppy_dirs
> qemu: Resulting paths from floppy_dirs : []
> qemu: Done copying paths from floppy_dirs
> ==> qemu: Creating required virtual machine disks
> ==> qemu: Starting HTTP server on port 8208
> ==> qemu: Found port for communicator (SSH, WinRM, etc): 4049.
> ==> qemu: Looking for available port between 5900 and 6000 on 127.0.0.1
> ==> qemu: Starting VM, booting from CD-ROM
> qemu: The VM will be run headless, without a GUI. If you want to
> qemu: view the screen of the VM, connect via VNC without a password to
> qemu: vnc://127.0.0.1:5993
> ==> qemu: Overriding defaults Qemu arguments with QemuArgs...
> ==> qemu: Error launching VM: Qemu failed to start. Please run with
> PACKER_LOG=1 to get more info.
> ==> qemu: Deleting output directory...
>
>
>
> *Build 'qemu' errored: Build was halted.==> Some builds didn't complete
> successfully and had errors:--> qemu: Build was halted.*
>
> Please note I am doing ssh into the machine and I ssh using "ssh -Y" for
> getting x11 display.
>
> I am not able to bypass this error, do you have any tips how to overcome
> this error?
>
>
>
> Best regards,
>
> Abhishek
>
>
> On Sat, Feb 8, 2020 at 5:42 PM Ayaz Akram  wrote:
>
>> Hi  Abhishek,
>>
>> That was at least the case with the gem5 version we tested (commit:
>> d40f0bc579fb8b10da7181). Please, note that this is the status of linux
>> boot. I am not sure if this status will change with the latest gem5 source.
>> One thing that might work for you is to boot linux kernel with KVM cpu and
>> then switch to O3 to run your applications (which may or may not work).
>> However, I am not sure that how much can you rely on those results as
>> inability to boot linux kernel with O3 clearly shows there exist some bugs
>> in gem5. We need to figure out those issues and fix them.
>>
>> Regards,
>> Ayaz
>>
>> On Sat, Feb 8, 2020 at 9:30 AM Abhishek Singh <
>> abhishek.singh199...@gmail.com> wrote:
>>
>>> Hi Ayaz,
>>>
>>> Thanks for providing the image and kernel, I see on gem5art test results
>>> that the image can support at the most only one cpu for O3CPU model.
>>> Is that still the case ?
>>> I wanted to use this image for running multithreaded applications on x86
>>> O3CPU FS mode.
>>>
>>>
>>> On Tue, Feb 4, 2020 at 4:12 PM Ayaz Akram  wrote:
>>>
>>>> Hi Muhammet,
>>>>
>>>> This is the expected beha

Re: [gem5-users] Installing Shared Libraries to Image in Full Simulation

[Abhishek Singh]

Hi Ayaz,

I am using gem5art to get spec 2017 installed in the image.
I am at this "Building the Disk Image" step
When I use this command "./packer build spec2017/spec2017.json"
I get the following error:

qemu output will be in this color.

==> qemu: Retrieving ISO
==> qemu: Trying
http://old-releases.ubuntu.com/releases/18.04.2/ubuntu-18.04.2-server-amd64.iso
==> qemu: Trying
http://old-releases.ubuntu.com/releases/18.04.2/ubuntu-18.04.2-server-amd64.iso?checksum=md5%3A34416ff83179728d54583bf3f18d42d2
==> qemu:
http://old-releases.ubuntu.com/releases/18.04.2/ubuntu-18.04.2-server-amd64.iso?checksum=md5%3A34416ff83179728d54583bf3f18d42d2
=>
/home/abs218/spec2017-experiments/disk-image/packer_cache/8ecbb06d2a38105b7d1cb3316cf5b970ee389dad.iso
==> qemu: Creating floppy disk...
qemu: Copying files flatly from floppy_files
qemu: Copying file: shared/preseed.cfg
qemu: Done copying files from floppy_files
qemu: Collecting paths from floppy_dirs
qemu: Resulting paths from floppy_dirs : []
qemu: Done copying paths from floppy_dirs
==> qemu: Creating required virtual machine disks
==> qemu: Starting HTTP server on port 8208
==> qemu: Found port for communicator (SSH, WinRM, etc): 4049.
==> qemu: Looking for available port between 5900 and 6000 on 127.0.0.1
==> qemu: Starting VM, booting from CD-ROM
qemu: The VM will be run headless, without a GUI. If you want to
qemu: view the screen of the VM, connect via VNC without a password to
qemu: vnc://127.0.0.1:5993
==> qemu: Overriding defaults Qemu arguments with QemuArgs...
==> qemu: Error launching VM: Qemu failed to start. Please run with
PACKER_LOG=1 to get more info.
==> qemu: Deleting output directory...



*Build 'qemu' errored: Build was halted.==> Some builds didn't complete
successfully and had errors:--> qemu: Build was halted.*

Please note I am doing ssh into the machine and I ssh using "ssh -Y" for
getting x11 display.

I am not able to bypass this error, do you have any tips how to overcome
this error?



Best regards,

Abhishek


On Sat, Feb 8, 2020 at 5:42 PM Ayaz Akram  wrote:

> Hi  Abhishek,
>
> That was at least the case with the gem5 version we tested (commit:
> d40f0bc579fb8b10da7181). Please, note that this is the status of linux
> boot. I am not sure if this status will change with the latest gem5 source.
> One thing that might work for you is to boot linux kernel with KVM cpu and
> then switch to O3 to run your applications (which may or may not work).
> However, I am not sure that how much can you rely on those results as
> inability to boot linux kernel with O3 clearly shows there exist some bugs
> in gem5. We need to figure out those issues and fix them.
>
> Regards,
> Ayaz
>
> On Sat, Feb 8, 2020 at 9:30 AM Abhishek Singh <
> abhishek.singh199...@gmail.com> wrote:
>
>> Hi Ayaz,
>>
>> Thanks for providing the image and kernel, I see on gem5art test results
>> that the image can support at the most only one cpu for O3CPU model.
>> Is that still the case ?
>> I wanted to use this image for running multithreaded applications on x86
>> O3CPU FS mode.
>>
>>
>> On Tue, Feb 4, 2020 at 4:12 PM Ayaz Akram  wrote:
>>
>>> Hi Muhammet,
>>>
>>> This is the expected behavior. Basically, this disk image correspond to
>>> this tutorial:
>>>
>>> https://gem5art.readthedocs.io/en/latest/tutorials/boot-tutorial.html
>>>
>>> and if you go through the disk creation process in that tutorial, you
>>> will realize that there is a post installation script that runs on the disk
>>> image after its creation (
>>> https://github.com/darchr/gem5art/blob/master/docs/disks/boot-exit/post-installation.sh).
>>> In that script, the contents of exit.sh (
>>> https://github.com/darchr/gem5art/blob/master/docs/disks/boot-exit/exit.sh)
>>> which are written to /root/.bashrc are responsible for exiting the
>>> simulation as soon as linux is booted.
>>>
>>> One thing you can do to avoid exiting the simulation after linux is
>>> booted is modify the  /root/.bashrc in your disk (after mounting it on your
>>> file system.) Or you can modify the post-installation.sh and create a new
>>> disk image. Another thing you can do is modify your fs.py to call
>>> m5.simulate() again when simulation terminates the first time (following
>>> the m5 exit call from .bashrc).
>>>
>>> Hope this helps.
>>>
>>>   -Ayaz
>>>
>>> On Tue, Feb 4, 2020 at 5:41 AM Muhammet Abdullah Soytürk <
>>> muhammetabdullahsoyt...@gmail.com> wrote:
>>>
>>>> Hi Ayaz,
>>>>
>

Re: [gem5-users] how to Run spec cpu 2006 on gem5-Fs

[Abhishek Singh]

Hi,

Follow this
https://gem5art.readthedocs.io/en/latest/

On Mon, Mar 2, 2020 at 12:50 PM FARIDEH ZIAEE 
wrote:

> Hi,
> I need to run spec cpu 2006 on gem5-Fs mode but I don't know how to run it.
> also ,according to  site""
> https://yulistic.gitlab.io/2016/05/gem5-make-a-new-boot-image/"; I make a
> new boot image :
>d if=/dev/zero of=ubuntu.img bs=1M count=12288
> ls -alh
> fdisk -l ubuntu.img
>   sudo fdisk ubuntu.img
>   fdisk -l ubuntu.img
> sudo losetup -f
> sudo losetup -o $((512*2048)) /dev/loop8 ubuntu.img
> sudo mke2fs /dev/loop8
> sudo losetup -d /dev/loop8
> //
> and copy  all of file form 
> aarch32-ubuntu-natty-headless.img(aar20ch-system-14-10
> ) to new boot image. Then I istall and compile spec cpu 2006 on
>  linux(ubuntu-18.04-desktop-amd64) according to this site:"
> https://www.spec.org/cpu2006/Docs/install-guide-unix.html; :
>  *cd  SPEC_CPU2006*
>  *./install.sh *
>  *cd /cpu2006/*
>  *. ./shrc*
>  *cd config*
>  *cp Example-linux64-amd64-gcc43+.cfg mytest.cfg*
> * runspec --config=mytest.cfg --action=build --tune=base bzip2*
>  *runspec --config=mytest.cfg --size=test --noreportable
> --tune=base --iterations=1 bzip2*
>  *runspec --config=mytest.cfg --size=ref --noreportable
> --tune=base --iterations=1 bzip2*
> */*
> *Also I learn how to add file to the image , according to this site:"*
> https://spark.nitk.ac.in/r/GEM5-FS-Run.pdf;
> ,but I don't know wich files of spec cpu 2006 add to image and how to
> write runscrip  for spe cpu 2006 .
> Can any one help and giude me? and I did  those things, were those correct?
>
> Best Regards.
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Simulation does not stop, SE mode, 2 cpus, DerivO3CPU, ruby memory

[Abhishek Singh]

Hi Arun,

My bad the issue is still there

Best regards,

Abhishek


On Mon, Mar 2, 2020 at 12:57 AM Abhishek Singh <
abhishek.singh199...@gmail.com> wrote:

> Hi Arun,
>
> I tested gem5_19 with classic cache x86 with O3CPU, both smt and multicore
> simulations are working
>
> Best regards,
>
> Abhishek
>
>
> On Mon, Mar 2, 2020 at 12:34 AM Arun Kavumkal 
> wrote:
>
>> Hi Ciro
>> I was debugging the X86, mutlticore issue as suggested by you.
>> I could see that the simulation exits as expected by changing
>>  * if (activeContexts ==0)*
>> at 
>> https://github.com/gem5/gem5/blob/9fc9c67b4242c03f165951775be5cd0812f2a705/src/sim/syscall_emul.cc#L212
>> to *if (activeContexts == 1).*
>> This change is done as per the commit
>> https://github.com/gem5/gem5/commit/bae0edb0d26dc6c4738855cf38e9a6a109ae8003
>> I want to ask, whether this change ie  *if (activeContexts ==0) *was a
>> bug or intentional for some other reason?
>>
>> Thanks
>> KP Arun
>>
>> On Tue, Feb 18, 2020 at 11:45 PM Abhishek Singh <
>> abhishek.singh199...@gmail.com> wrote:
>>
>>> Hi,
>>>
>>> A ticket is already opened about this at Jira
>>> https://gem5.atlassian.net/projects/GEM5/issues
>>>
>>> Arun: This repo (https://gem5.googlesource.com/amd/gem5/) will solve
>>> your problem
>>>
>>>
>>> On Tue, Feb 18, 2020 at 1:06 PM Ciro Santilli 
>>> wrote:
>>>
>>>> Hi Arun,
>>>>
>>>> "I started using ruby memory model after reading from gem5 email
>>>> archive that classic memory does not work with multicore DerivO3CPU.":
>>>> I didn't know this, where was this mentioned? I have just run an ARM
>>>> pthread hello world on DerivO3CPU 2 cores and it worked on master.
>>>>
>>>> I reproduce your problem on X86 DerivO3CPU classic but not ARM
>>>> DerivO3CPU. But a pthread hello world (single binary under --cmd that
>>>> spanws threads) with 2 CPUs worked, I don't know the cause. If no one
>>>> knows about this issue, you need to try and debug it :-)
>>>>
>>>> I would also open a ticket for this bug at
>>>> https://gem5.atlassian.net/browse/GEM5 and move all discussion there.
>>>>
>>>>
>>>>
>>>>
>>>> On Tue, Feb 18, 2020 at 4:43 AM Arun Kavumkal 
>>>> wrote:
>>>> >
>>>> > Hi,
>>>> > I am trying to run gem5 in SE mode with number of cpus 2, cpu type
>>>> DerivO3CPU, and ruby memory model using following command, but the
>>>> simulation does not stop even after results are produced , ie "Hello
>>>> world!" is printed to stdout
>>>> >
>>>> > build/X86_MESI_Three_Level/gem5.opt configs/example/se.py -n 2 --ruby
>>>> --cpu-type=DerivO3CPU -c
>>>> 'tests/test-progs/hello/bin/x86/linux/hello;tests/test-progs/hello/bin/x86/linux/hello'
>>>> >
>>>> > I started using ruby memory model after reading from gem5 email
>>>> archive that classic memory does not work with multicore DerivO3CPU.
>>>> >
>>>> > Thanks
>>>> > Arun KP
>>>> > ___
>>>> > gem5-users mailing list
>>>> > gem5-users@gem5.org
>>>> > http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>>>> ___
>>>> gem5-users mailing list
>>>> gem5-users@gem5.org
>>>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>>>
>>>
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Simulation does not stop, SE mode, 2 cpus, DerivO3CPU, ruby memory

[Abhishek Singh]

Hi Arun,

I tested gem5_19 with classic cache x86 with O3CPU, both smt and multicore
simulations are working

Best regards,

Abhishek


On Mon, Mar 2, 2020 at 12:34 AM Arun Kavumkal 
wrote:

> Hi Ciro
> I was debugging the X86, mutlticore issue as suggested by you.
> I could see that the simulation exits as expected by changing
>  * if (activeContexts ==0)*
> at 
> https://github.com/gem5/gem5/blob/9fc9c67b4242c03f165951775be5cd0812f2a705/src/sim/syscall_emul.cc#L212
> to *if (activeContexts == 1).*
> This change is done as per the commit
> https://github.com/gem5/gem5/commit/bae0edb0d26dc6c4738855cf38e9a6a109ae8003
> I want to ask, whether this change ie  *if (activeContexts ==0) *was a
> bug or intentional for some other reason?
>
> Thanks
> KP Arun
>
> On Tue, Feb 18, 2020 at 11:45 PM Abhishek Singh <
> abhishek.singh199...@gmail.com> wrote:
>
>> Hi,
>>
>> A ticket is already opened about this at Jira
>> https://gem5.atlassian.net/projects/GEM5/issues
>>
>> Arun: This repo (https://gem5.googlesource.com/amd/gem5/) will solve
>> your problem
>>
>>
>> On Tue, Feb 18, 2020 at 1:06 PM Ciro Santilli 
>> wrote:
>>
>>> Hi Arun,
>>>
>>> "I started using ruby memory model after reading from gem5 email
>>> archive that classic memory does not work with multicore DerivO3CPU.":
>>> I didn't know this, where was this mentioned? I have just run an ARM
>>> pthread hello world on DerivO3CPU 2 cores and it worked on master.
>>>
>>> I reproduce your problem on X86 DerivO3CPU classic but not ARM
>>> DerivO3CPU. But a pthread hello world (single binary under --cmd that
>>> spanws threads) with 2 CPUs worked, I don't know the cause. If no one
>>> knows about this issue, you need to try and debug it :-)
>>>
>>> I would also open a ticket for this bug at
>>> https://gem5.atlassian.net/browse/GEM5 and move all discussion there.
>>>
>>>
>>>
>>>
>>> On Tue, Feb 18, 2020 at 4:43 AM Arun Kavumkal 
>>> wrote:
>>> >
>>> > Hi,
>>> > I am trying to run gem5 in SE mode with number of cpus 2, cpu type
>>> DerivO3CPU, and ruby memory model using following command, but the
>>> simulation does not stop even after results are produced , ie "Hello
>>> world!" is printed to stdout
>>> >
>>> > build/X86_MESI_Three_Level/gem5.opt configs/example/se.py -n 2 --ruby
>>> --cpu-type=DerivO3CPU -c
>>> 'tests/test-progs/hello/bin/x86/linux/hello;tests/test-progs/hello/bin/x86/linux/hello'
>>> >
>>> > I started using ruby memory model after reading from gem5 email
>>> archive that classic memory does not work with multicore DerivO3CPU.
>>> >
>>> > Thanks
>>> > Arun KP
>>> > ___
>>> > gem5-users mailing list
>>> > gem5-users@gem5.org
>>> > http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>>> ___
>>> gem5-users mailing list
>>> gem5-users@gem5.org
>>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>>
>>
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Question about CacheLoad/StorePorts

[Abhishek Singh]

Hi,

The configuration in source code are not decided depending on any specific
architecture.
One needs to change it depending on what architecture they are targeting.
If you read papers who have used gem5, they always target a particular
architecture (skylake, coffee lake, or any and or arm, etc) and change
parameters accordingly

On Sun, Mar 1, 2020 at 5:06 PM Chang Hyun Park 
wrote:

> Hello all,
>
> I ran into a question while looking through the `cacheLoadPorts` and
> `cacheStorePorts` variable in `src/cpu/o3/O3CPU.py`[1].
>
> The default values are set to 200, and a search through GitHub shows
> that this default value seems to be always used. (At least for the
> provided example configurations)
>
> My question is doesn't this value look way too large?
> It is known that the Intel Skylake microarchitecture has two loads and
> one store ports.[2]
>
> Should we change the cacheLoadPorts and cacheStorePorts to two and
> one, respectively for more accurate results?
>
> Thank you,
> Chang Hyun Park
>
> [1]
> https://github.com/gem5/gem5/blob/ca1d09608e52f6ca8db8c2288b292731c4cee739/src/cpu/o3/O3CPU.py
> [2]
> https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)#Scheduler_Ports_.26_Execution_Units
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Commit numbers/tags of previous stable version missing

[Abhishek Singh]

Thank you Bobby for your reply.

I just found all the tags in my old repos and saved them.



On Sun, Mar 1, 2020 at 11:50 AM Bobby R. Bruce  wrote:

> Abhishek,
>
> I’m not aware of any tags that were previously used to mark stable
> versions. As far as I know, gem5-19 is the first stable release. If patches
> were made to previous versions of the product then I suspect they were made
> to arbitrary revisions, in which case I’d advise getting in contact with
> those who developed these patches for more information. I’m sorry I can’t
> be of more help.
>
> If anyone else has any more information about this then it’d be much
> appreciated.
>
> Kind regards
> Bobby
>
> --
> Dr. Bobby R. Bruce
> Room 2235,
> Kemper Hall, UC Davis
> Davis,
> CA, 95616
>
> On Mar 1, 2020, at 02:50, Abhishek Singh 
> wrote:
>
> 
>
> Hello everyone,
>
> Can anyone provide me with the commit number of the previous stable
> version of gem5?
>
> This stable-tags has been removed recently like 3 days before.
>
> *Bobby and Jason*: Is there any reason for removing it?
> I am asking this because there are other simulators (mostly from Prof.
> Onur Mutlu’s group are based on it and they have just provided patches to
> the old stable versions) which are based on it. And I wanted to use them.
>
> Also, if the tags of them are not coming back, is it possible to get
> information on their commit numbers ?
>
>
>
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

[gem5-users] Commit numbers/tags of previous stable version missing

[Abhishek Singh]

Hello everyone,

Can anyone provide me with the commit number of the previous stable version
of gem5?

This stable-tags has been removed recently like 3 days before.

*Bobby and Jason*: Is there any reason for removing it?
I am asking this because there are other simulators (mostly from Prof. Onur
Mutlu’s group are based on it and they have just provided patches to the
old stable versions) which are based on it. And I wanted to use them.

Also, if the tags of them are not coming back, is it possible to get
information on their commit numbers ?
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Changing the "inParallelMode"

[Abhishek Singh]

Hi,

This work was started in past
You can the progress information and steps required in this link
http://www.m5sim.org/Parallel_M5

For now seeing the mailing I do not see anyone continuing this work, but
there were people who had started working on this

On Sun, Mar 1, 2020 at 2:25 AM YUCHEN ZHOU  wrote:

> Hi all,
>
>
>
> Recently I  tried to parallelize the gem5's simulation engine to run on
> shared-memory multicore systems.  I changed the value of  "inParallelMode"
> to "true" in eventq.cc which I thought could be used to change the
> execution mode of gem5 and I changed the main.py,  event.mainq =
> event.getEventQueue(0)--> event.mainq = event.getEventQueue(1)  in order
> to generate two threads. Then I used gem5 to simultaneously two programs on
> a multi-core system, then I got a "core dump”.  And I found in
> gem5/src/sim  eventq_ impl:96  assert(!inParallelMode || this ==
> curEventQueue()) failed.
>
> Might I know if there is something wrong with the way I changed the mode
> or the work about Parallelizing M5 is not fully completed?
>
> It would be appreciated if you could reply at your earliest convenience.
>
>
> Thank you!
>
>
> Best regards,
> Yuchen Zhou
>
>
>
>
>
>
>
>
>
>
>
>
>
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Develop branch on github

[Abhishek Singh]

Hello Everyone and Bobby,

Are older stable versions removed from GitHub?
Is there a way to access them?


Best regards,

Abhishek


On Fri, Feb 28, 2020 at 4:44 PM Bobby Bruce  wrote:

> The gem5 git repo ( https://github.com/gem5/gem5 ) is now properly
> mirrored!
>
> --
> Dr. Bobby R. Bruce
> Room 2235,
> Kemper Hall, UC Davis
> Davis,
> CA, 95616
>
> web: https://www.bobbybruce.net
>
>
> On Fri, Feb 28, 2020 at 12:15 PM Abhishek Singh <
> abhishek.singh199...@gmail.com> wrote:
>
>> Hello Bobby,
>>
>> Thank you for taking care of this.
>>
>> Best regards,
>>
>> Abhishek
>>
>>
>> On Fri, Feb 28, 2020 at 3:13 PM Bobby Bruce  wrote:
>>
>>> Abhishek,
>>>
>>> It appears the develop branch is not being properly mirrored correctly
>>> to GitHub. I'll work to fix this today. Thanks for bringing this to my
>>> attention.
>>>
>>> The feature-gnc3-branch is for the development of a new feature relating
>>> to the AMD GCN3 ISA architecture. It will be merged to the develop branch
>>> at a later date.
>>>
>>> Kind regards,
>>> Bobby
>>> --
>>> Dr. Bobby R. Bruce
>>> Room 2235,
>>> Kemper Hall, UC Davis
>>> Davis,
>>> CA, 95616
>>>
>>> web: https://www.bobbybruce.net
>>>
>>>
>>> On Fri, Feb 28, 2020 at 11:58 AM Abhishek Singh <
>>> abhishek.singh199...@gmail.com> wrote:
>>>
>>>> Hello Everyone,
>>>>
>>>> Is there a way I can access develop branch on github?
>>>> In the branches option and tag option, I can not find it.
>>>>
>>>> Also, on google what is this branch "feature-gcn3-model
>>>> <https://gem5.googlesource.com/public/gem5/+/refs/heads/feature-gcn3-model>
>>>> "?
>>>>
>>>>
>>>>
>>>>
>>>> Best regards,
>>>>
>>>> Abhishek
>>>> ___
>>>> gem5-users mailing list
>>>> gem5-users@gem5.org
>>>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>>>
>>> ___
>>> gem5-users mailing list
>>> gem5-users@gem5.org
>>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>>
>> ___
>> gem5-users mailing list
>> gem5-users@gem5.org
>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Develop branch on github

[Abhishek Singh]

Hello Bobby,

Thank you for taking care of this.

Best regards,

Abhishek


On Fri, Feb 28, 2020 at 3:13 PM Bobby Bruce  wrote:

> Abhishek,
>
> It appears the develop branch is not being properly mirrored correctly to
> GitHub. I'll work to fix this today. Thanks for bringing this to my
> attention.
>
> The feature-gnc3-branch is for the development of a new feature relating
> to the AMD GCN3 ISA architecture. It will be merged to the develop branch
> at a later date.
>
> Kind regards,
> Bobby
> --
> Dr. Bobby R. Bruce
> Room 2235,
> Kemper Hall, UC Davis
> Davis,
> CA, 95616
>
> web: https://www.bobbybruce.net
>
>
> On Fri, Feb 28, 2020 at 11:58 AM Abhishek Singh <
> abhishek.singh199...@gmail.com> wrote:
>
>> Hello Everyone,
>>
>> Is there a way I can access develop branch on github?
>> In the branches option and tag option, I can not find it.
>>
>> Also, on google what is this branch "feature-gcn3-model
>> <https://gem5.googlesource.com/public/gem5/+/refs/heads/feature-gcn3-model>
>> "?
>>
>>
>>
>>
>> Best regards,
>>
>> Abhishek
>> ___
>> gem5-users mailing list
>> gem5-users@gem5.org
>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

[gem5-users] Develop branch on github

[Abhishek Singh]

Hello Everyone,

Is there a way I can access develop branch on github?
In the branches option and tag option, I can not find it.

Also, on google what is this branch "feature-gcn3-model

"?




Best regards,

Abhishek
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Changing CPU type

[Abhishek Singh]

Hi,

What commit are you using?


I got option 1 working on commit 2a98a994df296f818b05da90ba073d879562da04

You can find my commands here
https://www.mail-archive.com/gem5-users@gem5.org/msg16795.html


Best regards,

Abhishek


On Thu, Feb 27, 2020 at 12:50 PM niranjan soundararajan <
niranja...@gmail.com> wrote:

> Hello
>
> We booted ubuntu using AtomicCPU and wanted to switch cpu cores. Different
> options we tried but both resulted in different errors
>
> 1. we set --cpu-type =  and --restore-cpu-type =
> AtomicSimpleCPU, we tried the following two options
>
> a. ./build/X86/gem5.opt configs/example/fs.py
> --disk-image=ubuntu_base_v1.1.img --kernel=vmlinux-5.2.3
> --cpu-type=DerivO3CPU --restore-with-cpu=AtomicSimpleCPU --caches --l2cache
> --mem-size=8192MB -r 1
>
>
> We got a
>
> panic: StaticInst::branchTarget() called on instruction that is not a
> PC-relative branch
>
> Alternately,
> b. ./build/X86/gem5.opt configs/example/fs.py
> --disk-image=ubuntu_base_v1.1.img --kernel=vmlinux-5.2.3
> --cpu-type=X86KvmCPU --restore-with-cpu=AtomicSimpleCPU --caches --l2cache
> --mem-size=8192MB -r 1
>
> We got a
>
> gem5.opt: build/X86/sim/eventq_impl.hh:44: void
> EventQueue::schedule(Event*, Tick, bool): Assertion `when >= getCurTick()'
> failed.
>
> Thanks
> Niranjan
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Linux boot

[Abhishek Singh]

Hi Yuan,

The way I simulate DerivO3CPU, (first run)is I run with AtomicSimpleCPU and
create a checkpoint after the boot by using command “/sbin/m5 checkpoint”
and then run the benchmark.

In my second run I restore checkpoint using AtomicSimpleCPU and then switch
to DerivO3CPU.

And then I get the final stats using DerivO3CPU.



On Thu, Feb 27, 2020 at 1:13 AM Shougang Yuan  wrote:

> Hi, Abhishek,
>
> I also have similar questions. I can boot the ubuntu18.04 and kernel 5.2.3
> with timingSimpleCPu and KVM, but I want to run simulation with
> DeriveO3CPU. Do you know how to change the CPU to DeriveO3 after we boot
> the system with kvm or timingsimple cou?
>
> Best regards.
>
> Yuan
>
> On Thu, Feb 27, 2020 at 1:10 AM Abhishek Singh <
> abhishek.singh199...@gmail.com> wrote:
>
>>
>> Hi,
>>
>> You can use KVM CPU, it will boot the system fast as it works on host
>> machine speed.
>>
>> On Thu, Feb 27, 2020 at 1:00 AM niranjan soundararajan <
>> niranja...@gmail.com> wrote:
>>
>>> Hello
>>>
>>> We are booting Ubuntu 18.0.4 and kernel 5.2.3 on x86_64 bit core. We are
>>> running the following commandline
>>>
>>> ./build/X86/gem5.opt configs/example/fs.py
>>> --disk-image=ubuntu_base_v1.1.img --kernel=vmlinux-5.2.3
>>> --cpu-type=AtomicSimpleCPU --caches --l2cache --mem-size=8192MB
>>>
>>> We notice that the boot process starts and proceeds successfully until
>>> we hit the following point (see below). Its stuck there for quite some
>>> time. I wanted to check if this is common or is there something we can do
>>> to speed it up? Whats sort of the typical boot times folks have seen with
>>> x86 cores (or others) and is there a checkpoint we can take in case we run
>>> into errors to avoid starting from scratch?
>>>
>>> *[  OK  ] Reached target Remote File Systems.*
>>>
>>> * Starting Availability of block devices...*
>>>
>>> *[  OK  ] Started Availability of block devices.*
>>>
>>>
>>>
>>> Thanks
>>>
>>> Niranjan
>>> ___
>>> gem5-users mailing list
>>> gem5-users@gem5.org
>>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>>
>> ___
>> gem5-users mailing list
>> gem5-users@gem5.org
>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Linux boot

[Abhishek Singh]

Hi,

You can use KVM CPU, it will boot the system fast as it works on host
machine speed.

On Thu, Feb 27, 2020 at 1:00 AM niranjan soundararajan 
wrote:

> Hello
>
> We are booting Ubuntu 18.0.4 and kernel 5.2.3 on x86_64 bit core. We are
> running the following commandline
>
> ./build/X86/gem5.opt configs/example/fs.py
> --disk-image=ubuntu_base_v1.1.img --kernel=vmlinux-5.2.3
> --cpu-type=AtomicSimpleCPU --caches --l2cache --mem-size=8192MB
>
> We notice that the boot process starts and proceeds successfully until we
> hit the following point (see below). Its stuck there for quite some time. I
> wanted to check if this is common or is there something we can do to speed
> it up? Whats sort of the typical boot times folks have seen with x86 cores
> (or others) and is there a checkpoint we can take in case we run into
> errors to avoid starting from scratch?
>
> *[  OK  ] Reached target Remote File Systems.*
>
> * Starting Availability of block devices...*
>
> *[  OK  ] Started Availability of block devices.*
>
>
>
> Thanks
>
> Niranjan
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

[gem5-users] Advise on Full System O3CPU support by gem5

[Abhishek Singh]

Hello Everyone,

I am looking to do Full System simulations that can support multithreaded
applications. My only requirement is to use O3CPU (detailed/DerivO3CPU).

I wanted to get advice from the community on which ISA and commit can
support FULLY Full System simulations (multi-core, multithreaded) with
O3CPU (detailed/DerivO3CPU)?


Best regards,

Abhishek
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Incorrect Result When Switching to Detailed CPU

[Abhishek Singh]

Hey,
Can you post details on commit number and ISA, so that we can reproduce the
output and see

On Wed, Feb 19, 2020 at 12:35 PM Muhammet Abdullah Soytürk <
muhammetabdullahsoyt...@gmail.com> wrote:

> Hi all,
>
> I am trying to simulate PageRank in full system simulation. The
> application generates a kronecker graph at the beginning (e.g. ./pr -g 10
> generates a kronecker graph witih 1024 nodes). The problem is that when I
> try to simulate the whole application with KVM, I get the correct result
> but when I switch to a detailed cpu (atomic, o3 or timing) just before the
> application starts, it cannot generate the graph properly.
>
> def writeBenchScript():
> file_name = '/home/muhammet/Desktop/run_pr'
> with open(file_name,"w") as bench_file:
> bench_file.write('m5 exit\n')
> bench_file.write('/home/gem5/gapbs/pr -g 4 \n')
> bench_file.write('sleep 30 \n') # to print to console.
>
> return file_name
>
> The code above creates the script.I am using this
> 
> runscript to send the file create above to the guest and my run config file
> is like this:
>
> boot_linux()
> m5.stats.reset()
>
> if not cpu_name == "kvm":
> system.switchCpus(system.cpu, system.detailed_cpu)
>
> run_gap_benchmark()
> m5.stats.dump()
>
> finish_the_rest
>
> What I normally should get is something like this:
>
> Generate Time:   0.00023
> Build Time:  0.00016
> Graph has 16 nodes and 67 undirected edges for degree: 4
>
> But I am getting:
>
> Generate Time:   0.0
> Build Time:  0.0
> Graph has 14 nodes and 0 undirected edges for degree: 0
>
> What is the problem that I am missing?
>
> Best,
> Muhammet
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Simulation does not stop, SE mode, 2 cpus, DerivO3CPU, ruby memory

[Abhishek Singh]

Hi,

A ticket is already opened about this at Jira
https://gem5.atlassian.net/projects/GEM5/issues

Arun: This repo (https://gem5.googlesource.com/amd/gem5/) will solve
your problem


On Tue, Feb 18, 2020 at 1:06 PM Ciro Santilli 
wrote:

> Hi Arun,
>
> "I started using ruby memory model after reading from gem5 email
> archive that classic memory does not work with multicore DerivO3CPU.":
> I didn't know this, where was this mentioned? I have just run an ARM
> pthread hello world on DerivO3CPU 2 cores and it worked on master.
>
> I reproduce your problem on X86 DerivO3CPU classic but not ARM
> DerivO3CPU. But a pthread hello world (single binary under --cmd that
> spanws threads) with 2 CPUs worked, I don't know the cause. If no one
> knows about this issue, you need to try and debug it :-)
>
> I would also open a ticket for this bug at
> https://gem5.atlassian.net/browse/GEM5 and move all discussion there.
>
>
>
>
> On Tue, Feb 18, 2020 at 4:43 AM Arun Kavumkal 
> wrote:
> >
> > Hi,
> > I am trying to run gem5 in SE mode with number of cpus 2, cpu type
> DerivO3CPU, and ruby memory model using following command, but the
> simulation does not stop even after results are produced , ie "Hello
> world!" is printed to stdout
> >
> > build/X86_MESI_Three_Level/gem5.opt configs/example/se.py -n 2 --ruby
> --cpu-type=DerivO3CPU -c
> 'tests/test-progs/hello/bin/x86/linux/hello;tests/test-progs/hello/bin/x86/linux/hello'
> >
> > I started using ruby memory model after reading from gem5 email archive
> that classic memory does not work with multicore DerivO3CPU.
> >
> > Thanks
> > Arun KP
> > ___
> > gem5-users mailing list
> > gem5-users@gem5.org
> > http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Multiprogrammed simulation in x86 SE in O3CPU is broken

[Abhishek Singh]

Hi,
I will try my best to get the fix and share with the community. Also, if
you guys need help in testing the commit when submitted to review, please
let the community know. So however is interested can run tests and post the
result on online which is viewable by the maintainer and when important
features like multi core/multithreaded/multi programmed simulations and
others more have problem the developer can fix it so that previous
developers commit are not nullified
In this particular scenario someone did develop the environment for multi
core/multi threaded/multi programmed and now his/her effort needs to be
redone because we as community as whole did not pay attention when a commit
is submitted.
Currently in my free time I have personally started testing all the merged
commit in git review and test atleast the applications which is there in
gem5 directory.
And I have already submitted a Jira ticket. And in the mailing list I did
mention which gem5 commit is still supporting multi programmed simulations.
I will try to fix the problem and submit

On Thu, Feb 13, 2020 at 9:12 AM Giacomo Travaglini <
giacomo.travagl...@arm.com> wrote:

> Hi Abhishek,
>
> Let me first thank you for finding and reporting the problem.
> Since you are asking
>
>
> *"please also inform all the developers to not push commit if their commit
> disturbs the dependencies then try to fix them and after everything is
> fixed then only merge to public gem5!" *
>
> I'd like to take the opportunity to explain which is the gem5 contribution
> workflow.
>
> Every time we post a patch for review, before it gets merged we
> automatically run a set of tests to verify the patch isn't breaking anything
> .
> If one (or more) of the tests fails, it won't be possible to merge the
> patch.
> Please have a look at
>
> https://github.com/gem5/gem5/blob/master/TESTING.md
>
> to have an idea on how this works.
>
> So why things break?
>
> Gem5 has a lot of features that could be tested (SE mode, FS mode, Ruby
> mem, Classic mem, AtomicCPU, TimingCPU, MinorCPU, O3CPU, Checkpointing,
> FastForwarding, SMT, SMP ... just to mention few)
>
> We try to cover the most significant ones but the combination of all this
> parameters makes it IMPOSSIBLE to test EVERYTHING.
> What we can do though is to prioritize some tests over some others. Or, if
> the test is fairly simple, we can consider adding it to the regression list.
>
> If you find that a feature is broken, you can use JIRA (
> https://gem5.atlassian.net/jira/your-work) to raise a ticket.
> We try to address the problems in a reasonable amount of time. It usually
> helps if, rather than saying "things are broken", we actually get a link to
> the commit which breaks the feature you are interested on (you can easilly
> bisect until you find the culprit).
>
> This will make it very likely for the bug to get a quick fix; or, by being
> an open source project, we would be very happy to receive a contribution
> fix from you if you feel like handling it yourself. I would be happy to
> provide all the support needed so it is up to you.
>
> Once the issue has been solved we can discuss to add an SMT test to the
> list so that we are sure things won't break again.
>
> Kind Regards
>
> Giacomo
>
> <https://github.com/gem5/gem5/blob/master/TESTING.md>
> gem5/TESTING.md at master · gem5/gem5 · GitHub
> <https://github.com/gem5/gem5/blob/master/TESTING.md>
> With this method, you can only run a single suite at a time. If you want
> to run more than one uid, you must call ./main.py multiple times..
> Currently, you must specify --skip-build if you want to run a single suite
> or run in batch mode. Otherwise, you will build gem5 for all architectures.
> github.com
>
>
>
>
>
>
> --
> *From:* gem5-users  on behalf of Abhishek
> Singh 
> *Sent:* 11 February 2020 19:34
> *To:* gem5 users mailing list 
> *Subject:* [gem5-users] Multiprogrammed simulation in x86 SE in O3CPU is
> broken
>
> Hello Everyone,
>
> The latest commit *135595a* is unable to support multi-core
> (multi-programmed) simulation on x86 O3CPU. I am pasting the terminal
> output showing a simple hello world program. The older commits of gem5 do
> support such multi-core (multi-programmed) simulation.
> Please note if we do not use SMT and use the number of CPUs as 2 for 2
> core simulation, the simulation reaches a point and goes in a never-ending
> loop.
>
> These problems are due to cause of recent commits, *please also inform
> all the developers *to not push commit if their commit disturbs the
> dependencies then try to fix them and after everything is fixed then only
> merge to public gem5!
>
> *Using SMT:*
&g

[gem5-users] Multiprogrammed simulation in x86 SE in O3CPU is broken

[Abhishek Singh]

Hello Everyone,

The latest commit *135595a* is unable to support multi-core
(multi-programmed) simulation on x86 O3CPU. I am pasting the terminal
output showing a simple hello world program. The older commits of gem5 do
support such multi-core (multi-programmed) simulation.
Please note if we do not use SMT and use the number of CPUs as 2 for 2 core
simulation, the simulation reaches a point and goes in a never-ending loop.

These problems are due to cause of recent commits, *please also inform all
the developers *to not push commit if their commit disturbs the
dependencies then try to fix them and after everything is fixed then only
merge to public gem5!

*Using SMT:*
/build/X86/gem5.opt configs/example/se.py -c
'tests/test-progs/hello/bin/x86/linux/hello;tests/test-progs/hello/bin/x86/linux/hello'
--caches --l2cache --l1d_size=32kB --l1i_size=32kB --l2_size=2MB
--l1d_assoc=8 --l1i_assoc=8 --l2_assoc=16 --cacheline_size=64
--cpu-type=DerivO3CPU --mem-type=DDR4_2400_8x8 --mem-size=8GB
--sys-clock=2.6GHz --cpu-clock=2.6GHz --smt

Global frequency set at 1 ticks per second
warn: DRAM device capacity (16384 Mbytes) does not match the address range
assigned (8192 Mbytes)
0: system.remote_gdb: listening for remote gdb on port 7002
0: system.remote_gdb: listening for remote gdb on port 7003
panic: panic condition

Memory Usage: 8560136 KBytes
Program aborted at tick 0
— BEGIN LIBC BACKTRACE —
./build/X86/gem5.opt(_Z15print_backtracev+0x29)[0x55b3ff0e54e9]
./build/X86/gem5.opt(_Z12abortHandleri+0x4a)[0x55b3ff0f7d9a]
/lib/x86_64-linux-gnu/libpthread.so.0(+0x12890)[0x7f379da2f890]
/lib/x86_64-linux-gnu/libc.so.6(gsignal+0xc7)[0x7f379b999e97]
/lib/x86_64-linux-gnu/libc.so.6(abort+0x141)[0x7f379b99b801]
./build/X86/gem5.opt(+0x59bd8f)[0x55b3fe8cdd8f]
./build/X86/gem5.opt(_ZN6X86ISA10Interrupts4initEv+0x110)[0x55b3feb80820]
./build/X86/gem5.opt(+0x15feaaa)[0x55b3ff930aaa]
./build/X86/gem5.opt(+0x6d960e)[0x55b3fea0b60e]
/usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x7a70)[0x7f379dceb010]
/usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x7d8)[0x7f379de1bbf8]
/usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x6364)[0x7f379dce9904]
/usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x7d8)[0x7f379de1bbf8]
/usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x6364)[0x7f379dce9904]
/usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x7d8)[0x7f379de1bbf8]
/usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCode+0x19)[0x7f379dce3409]
/usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x68a5)[0x7f379dce9e45]
/usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x7d8)[0x7f379de1bbf8]
/usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalFrameEx+0x6364)[0x7f379dce9904]
/usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCodeEx+0x7d8)[0x7f379de1bbf8]
/usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyEval_EvalCode+0x19)[0x7f379dce3409]
/usr/lib/x86_64-linux-gnu/libpython2.7.so.1.0(PyRun_StringFlags+0x76)[0x7f379dd936d6]
./build/X86/gem5.opt(_Z6m5MainiPPc+0x8f)[0x55b3ff0f66ff]
./build/X86/gem5.opt(main+0x38)[0x55b3fe864a68]
/lib/x86_64-linux-gnu/libc.so.6(__libc_start_main+0xe7)[0x7f379b97cb97]
./build/X86/gem5.opt(_start+0x2a)[0x55b3fe88c1aa]
— END LIBC BACKTRACE —
Aborted (core dumped)

*Using 2 CPUs*
./build/X86/gem5.opt configs/example/se.py -c
"tests/test-progs/hello/bin/x86/linux/hello;tests/test-progs/hello/bin/x86/linux/hello"
--caches --l2cache --l1d_size=32kB --l1i_size=32kB --l2_size=2MB
--l1d_assoc=8 --l1i_assoc=8 --l2_assoc=16 --cacheline_size=64
--cpu-type=DerivO3CPU --mem-type=DDR4_2400_8x8 --mem-size=8GB
--sys-clock='2.6GHz' --cpu-clock='2.6GHz' -n 2
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 compiled Feb 11 2020 13:57:48
gem5 started Feb 11 2020 14:21:49
gem5 executing on comparchT640, pid 17942
command line: ./build/X86/gem5.opt configs/example/se.py -c
'tests/test-progs/hello/bin/x86/linux/hello;tests/test-progs/hello/bin/x86/linux/hello'
--caches --l2cache --l1d_size=32kB --l1i_size=32kB --l2_size=2MB
--l1d_assoc=8 --l1i_assoc=8 --l2_assoc=16 --cacheline_size=64
--cpu-type=DerivO3CPU --mem-type=DDR4_2400_8x8 --mem-size=8GB
--sys-clock=2.6GHz --cpu-clock=2.6GHz -n 2

Global frequency set at 1 ticks per second
warn: DRAM device capacity (16384 Mbytes) does not match the address range
assigned (8192 Mbytes)
0: system.remote_gdb: listening for remote gdb on port 7000
0: system.remote_gdb: listening for remote gdb on port 7001

   -

   -

  -

 -

REAL SIMULATION 
info: Entering event queue @ 0. Starting simulation...
Hello world!
Hello world!

Best regards,

Abhishek
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] MultiProgrammed Workload X86 O3CPU error using SMT

[Abhishek Singh]

With that said
For x86 O3CPU, the multi program workload simulation is also broken.
So basically one can not multi core simulation using x86 O3CPU with and
without SMT.

Also, to all developers who push commit to gem5, please do thorough testing
as both of this support was working in older commits!

On Mon, Feb 10, 2020 at 3:59 PM Kevin Loughlin  wrote:

> Hi all,
>
> I believe there is indeed at least one bug in O3 CPU implementation when
> using SMT in SE mode. Namely, the rename mapping for the zero register on
> additional threads fails assert(prev_reg->isZeroReg()) in rename() in
> /src/cpu/o3/rename_map.cc. This is because the processor logic does not
> consider the mapping of the zero register for additional threads.
>
> There are two ways to solve this. We could (a) change the isZeroReg()
> function to reflect that the architectural zero register does not
> necessarily need to be directly mapped, or (b) share a direct-mapped zero
> register among threads. I've implemented both, and they both successfully
> pass the assert. I'll try to push a patch for one soon.
>
> Unfortunately, SMT in SE mode still fails for x86 despite this change, as
> the processor attempts to read an unmapped address later during execution.
> Still trying to debug that. I've only been able to get SMT working in SE
> mode for ARMv7. I read somewhere that the x86 TLB implementation in gem5
> might have limited support for TLB, but I have yet to confirm this. Any
> help/advice is appreciated.
>
> I second that SMT support in SE mode should be a priority.
>
> Best,
>
> Kevin Loughlin
>
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Installing Shared Libraries to Image in Full Simulation

[Abhishek Singh]

Hi Ayaz,

Thanks for providing the image and kernel, I see on gem5art test results
that the image can support at the most only one cpu for O3CPU model.
Is that still the case ?
I wanted to use this image for running multithreaded applications on x86
O3CPU FS mode.


On Tue, Feb 4, 2020 at 4:12 PM Ayaz Akram  wrote:

> Hi Muhammet,
>
> This is the expected behavior. Basically, this disk image correspond to
> this tutorial:
>
> https://gem5art.readthedocs.io/en/latest/tutorials/boot-tutorial.html
>
> and if you go through the disk creation process in that tutorial, you will
> realize that there is a post installation script that runs on the disk
> image after its creation (
> https://github.com/darchr/gem5art/blob/master/docs/disks/boot-exit/post-installation.sh).
> In that script, the contents of exit.sh (
> https://github.com/darchr/gem5art/blob/master/docs/disks/boot-exit/exit.sh)
> which are written to /root/.bashrc are responsible for exiting the
> simulation as soon as linux is booted.
>
> One thing you can do to avoid exiting the simulation after linux is booted
> is modify the  /root/.bashrc in your disk (after mounting it on your file
> system.) Or you can modify the post-installation.sh and create a new disk
> image. Another thing you can do is modify your fs.py to call m5.simulate()
> again when simulation terminates the first time (following the m5 exit call
> from .bashrc).
>
> Hope this helps.
>
>   -Ayaz
>
> On Tue, Feb 4, 2020 at 5:41 AM Muhammet Abdullah Soytürk <
> muhammetabdullahsoyt...@gmail.com> wrote:
>
>> Hi Ayaz,
>>
>> I have been trying to run a full system simulation with the image and
>> kernel you provided (
>> https://www.mail-archive.com/gem5-users@gem5.org/msg17274.html ) but I
>> could not succeed it so far. When I run it with fs.py (build/X86/gem5.opt
>> configs/example/fs.py --disk-image=/home/muhammet/Desktop/gem5/base.img
>> --kernel=/home/muhammet/Desktop/gem5/vmlinux-4.14.134), I get the following
>> output after "Welcome to Ubuntu 18.04.2 LTS!" message and it automatically
>> quits:
>>
>> systemd[1]: Set hostname to .
>> systemd[1]: File /lib/systemd/system/systemd-journald.service:36
>> configures an IP firewall (IPAddressDeny=any), but the local system does
>> not support BPF/cgroup based firewalling.
>> systemd[1]: Proceeding WITHOUT firewalling in effect! (This warning is
>> only shown for the first loaded unit using IP firewalling.)
>> systemd[1]: Configuration file /lib/systemd/system/serial-getty@.service
>> is marked executable. Please remove executable permission bits. Proceeding
>> anyway.
>> random: systemd: uninitialized urandom read (16 bytes read)
>> systemd[1]: Reached target Remote File Systems.
>> [  OK  ] Reached target Remote File Systems.
>> random: systemd: uninitialized urandom read (16 bytes read)
>> systemd[1]: Created slice User and Session Slice.
>> [  OK  ] Created slice User and Session Slice.
>> random: systemd: uninitialized urandom read (16 bytes read)
>> systemd[1]: Reached target User and Group Name Lookups.
>> [  OK  ] Reached target User and Group Name Lookups.
>> systemd[1]: Created slice System Slice.
>> [  OK  ] Created slice System Slice.
>> [  OK  ] Listening on Journal Socket (/dev/log).
>> [  OK  ] Listening on fsck to fsckd communication Socket.
>> [  OK  ] Listening on Journal Audit Socket.
>> [  OK  ] Listening on udev Control Socket.
>> [  OK  ] Reached target Slices.
>> [  OK  ] Listening on udev Kernel Socket.
>> [  OK  ] Started Forward Password Requests to Wall Directory Watch.
>> [  OK  ] Created slice system-serial\x2dgetty.slice.
>> [  OK  ] Listening on /dev/initctl Compatibility Named Pipe.
>> [  OK  ] Listening on Syslog Socket.
>> [  OK  ] Listening on Journal Socket.
>>  Mounting Huge Pages File System...
>>  Starting Load Kernel Modules...
>> [  OK  ] Started Read required files in advance.
>>  Mounting POSIX Message Queue File System...
>>  Starting Journal Service...
>>  Starting Set the console keyboard layout...
>>  Mounting Kernel Debug File System...
>>  Starting Uncomplicated firewall...
>>  Starting udev Coldplug all Devices...
>>  Starting Remount Root and Kernel File Systems...
>>  Starting Create Static Device Nodes in /dev...
>> [  OK  ] Mounted Huge Pages File System.
>> [  OK  ] Mounted POSIX Message Queue File System.
>> [  OK  ] Mounted Kernel Debug File System.
>> [  OK  ] Started Uncomplicated firewall.
>> [  OK  ] Started Set the console keyboard layout.
>> [  OK  ] Started Load Kernel Modules.
>>  Mounting Kernel Configuration File System...
>>  Mounting FUSE Control File System...
>>  Starting Apply Kernel Variables...
>> [  OK  ] Mounted Kernel Configuration File System.
>> [  OK  ] Started Create Static Device Nodes in /dev.
>> [  OK  ] Mounted FUSE Control File System.
>> [  OK  ] Started Journal Service.
>> [  OK  ] Started Apply Kernel Variables.
>> [  OK  ] Started Remount Root and 

[gem5-users] Does KvmCPU gives timing information

[Abhishek Singh]

Hello Everyone,

Is there any notes or README that describes KvmCPU?
Is it same as AtmoicCPU and the difference is, it is using the host
computer's architectural resources?

Also, can it be used to collect O3CPU timing information?





Best regards,

Abhishek
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

[gem5-users] Perform multithreaded simulation in x86 o3 cpu model

[Abhishek Singh]

Hello Everyone,

I want to simulate multithreaded application on gem5.
I tried gem5 SE model using m5 threads. I tried simulating examples in
m5threads using 2 threads, I used test_lock example particularly.
The gem5 commit I used is *82f6d6e90*

The simulation starts but exits on its own without producing stats file and
without printing gem5 exit statement.

I cannot try the FS model as the image I use by gem5art only supports 1 cpu.

Is there any other way I should try?

My simulation should be 03 cpu and x86 isa.
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] MultiProgrammed Workload X86 O3CPU error using SMT

[Abhishek Singh]

Hello Everyone,

Just an update, I was able to avoid this problem by using gem5_amd (
https://gem5.googlesource.com/amd/gem5/), I tried using the same se.py file
used in gem5_amd but still, the master (https://github.com/gem5/gem5)
*O3CPU* is broken and multi-programmed workload simulation just goes in
never-ending phase.

Jason: I think there is a problem with O3CPU files because other CPUs work
correctly if there was se.py file problem, the gem5_amd's se.py file would
have solved the problem.
Whenever you get time please look into this issue. I did not see a
multi-programmed workload using SE as an agenda for the upcoming stable
gem5_19 version.
Is there a way that we can put this as "ToDo" for future release?
Due to someone's commit, the support for the muti-workload program is
broken. Or maybe I am using se.py not correctly.

Best regards,

Abhishek


On Thu, Feb 6, 2020 at 10:46 AM Abhishek Singh <
abhishek.singh199...@gmail.com> wrote:

> Hi Giacomo,
>
> I tried your suggestion of using ( ";"), without SMT and trying
> multi-programmed workload simulation.
> I thought to test it using the hello world example, and I found some
> problems with se.py file
>
> My command line is
> *./build/X86/gem5.fast configs/example/se.py -c
> "tests/test-progs/hello/bin/x86/linux/hello;tests/test-progs/hello/bin/x86/linux/hello"
> --caches --l2cache --l1d_size=32kB --l1i_size=32kB --l2_size=2MB
> --l1d_assoc=8 --l1i_assoc=8 --l2_assoc=16 --cacheline_size=64
> --cpu-type=DerivO3CPU --mem-type=DDR4_2400_8x8 --mem-size=8GB
> --sys-clock='2.6GHz' --cpu-clock='2.6GHz' -n 2*
>
> When I run this command the simulation prints "Hello World" twice but do
> not exit simulation, the longest it ran was 59 minutes in fast mode and
> there was no exit statement printed and no m5out file generated. Is there
> anything else I am missing?
>
>
> Jason, as you pointed this can be a problem with se.py file, can you
> double-check it by testing, if that's the case then either a quick fix else
> a comment line specifying limitation of se.py file should be included
> within se.py file.
> Carlos Escuin, there was no "Switch.cpu", thanks for your reply
>
> Best regards,
>
> Abhishek
>
>
> On Wed, Feb 5, 2020 at 11:40 AM Giacomo Travaglini <
> giacomo.travagl...@arm.com> wrote:
>
>> This is a nasty thing:
>>
>> get_processes(options) in se.py is manually parsing the workload list.
>>
>> This shouldn't happen; we should explicitly enable argument lists without
>> coming up with a custom made ";" separeted synthax.
>>
>> Giacomo
>> --
>> *From:* gem5-users  on behalf of Giacomo
>> Travaglini 
>> *Sent:* 05 February 2020 16:36
>> *To:* gem5 users mailing list 
>> *Subject:* Re: [gem5-users] MultiProgrammed Workload X86 O3CPU error
>> using SMT
>>
>> ./build/X86/gem5.opt configs/example/se.py -c
>> *tests/test-progs/hello/bin/x86/linux/hello;tests/test-progs/hello/bin/x86/linux/hello*
>> --caches --l2cache --l1d_size=32kB --l1i_size=32kB --l2_size=2MB
>> --l1d_assoc=8 --l1i_assoc=8 --l2_assoc=16 --cacheline_size=64
>> --cpu-type=DerivO3CPU --mem-type=DDR4_2400_8x8 --mem-size=8GB
>> --sys-clock='2.6GHz' --cpu-clock='2.6GHz' --smt
>>
>> The bolded argument (more specifically the ";") is confusing the
>> OptParser.
>> You should quote it
>>
>> ./build/X86/gem5.opt configs/example/se.py -c* "*
>> tests/test-progs/hello/bin/x86/linux/hello;tests/test-progs/hello/bin/x86/linux/hello
>> *"* --caches --l2cache --l1d_size=32kB --l1i_size=32kB --l2_size=2MB
>> --l1d_assoc=8 --l1i_assoc=8 --l2_assoc=16 --cacheline_size=64
>> --cpu-type=DerivO3CPU --mem-type=DDR4_2400_8x8 --mem-size=8GB
>> --sys-clock='2.6GHz' --cpu-clock='2.6GHz' --smt
>> --
>> *From:* gem5-users  on behalf of Abhishek
>> Singh 
>> *Sent:* 05 February 2020 16:14
>> *To:* gem5 users mailing list 
>> *Subject:* [gem5-users] MultiProgrammed Workload X86 O3CPU error using
>> SMT
>>
>> Hello Everyone,
>>
>> I am using X86 ISA, Out of order CPU. I wanted to run a multi-programmed
>> workload using SMT
>>
>> My command line 1 is:
>>
>> ./build/X86/gem5.opt configs/example/se.py -c
>> tests/test-progs/hello/bin/x86/linux/hello;tests/test-progs/hello/bin/x86/linux/hello
>> --caches --l2cache --l1d_size=32kB --l1i_size=32kB --l2_size=2MB
>> --l1d_assoc=8 --l1i_assoc=8 --l2_assoc=16 --cacheline_size=64
>> --cpu-type=DerivO3CPU --mem-type=DDR4_2400_8x8 --mem-size=8GB
>> --sys-clock='2.6GHz' --cpu-clock='2.6GHz' --smt
>>

Re: [gem5-users] MultiProgrammed Workload X86 O3CPU error using SMT

[Abhishek Singh]

Hi Giacomo,

I tried your suggestion of using ( ";"), without SMT and trying
multi-programmed workload simulation.
I thought to test it using the hello world example, and I found some
problems with se.py file

My command line is
*./build/X86/gem5.fast configs/example/se.py -c
"tests/test-progs/hello/bin/x86/linux/hello;tests/test-progs/hello/bin/x86/linux/hello"
--caches --l2cache --l1d_size=32kB --l1i_size=32kB --l2_size=2MB
--l1d_assoc=8 --l1i_assoc=8 --l2_assoc=16 --cacheline_size=64
--cpu-type=DerivO3CPU --mem-type=DDR4_2400_8x8 --mem-size=8GB
--sys-clock='2.6GHz' --cpu-clock='2.6GHz' -n 2*

When I run this command the simulation prints "Hello World" twice but do
not exit simulation, the longest it ran was 59 minutes in fast mode and
there was no exit statement printed and no m5out file generated. Is there
anything else I am missing?


Jason, as you pointed this can be a problem with se.py file, can you
double-check it by testing, if that's the case then either a quick fix else
a comment line specifying limitation of se.py file should be included
within se.py file.
Carlos Escuin, there was no "Switch.cpu", thanks for your reply

Best regards,

Abhishek


On Wed, Feb 5, 2020 at 11:40 AM Giacomo Travaglini <
giacomo.travagl...@arm.com> wrote:

> This is a nasty thing:
>
> get_processes(options) in se.py is manually parsing the workload list.
>
> This shouldn't happen; we should explicitly enable argument lists without
> coming up with a custom made ";" separeted synthax.
>
> Giacomo
> --
> *From:* gem5-users  on behalf of Giacomo
> Travaglini 
> *Sent:* 05 February 2020 16:36
> *To:* gem5 users mailing list 
> *Subject:* Re: [gem5-users] MultiProgrammed Workload X86 O3CPU error
> using SMT
>
> ./build/X86/gem5.opt configs/example/se.py -c
> *tests/test-progs/hello/bin/x86/linux/hello;tests/test-progs/hello/bin/x86/linux/hello*
> --caches --l2cache --l1d_size=32kB --l1i_size=32kB --l2_size=2MB
> --l1d_assoc=8 --l1i_assoc=8 --l2_assoc=16 --cacheline_size=64
> --cpu-type=DerivO3CPU --mem-type=DDR4_2400_8x8 --mem-size=8GB
> --sys-clock='2.6GHz' --cpu-clock='2.6GHz' --smt
>
> The bolded argument (more specifically the ";") is confusing the OptParser.
> You should quote it
>
> ./build/X86/gem5.opt configs/example/se.py -c* "*
> tests/test-progs/hello/bin/x86/linux/hello;tests/test-progs/hello/bin/x86/linux/hello
> *"* --caches --l2cache --l1d_size=32kB --l1i_size=32kB --l2_size=2MB
> --l1d_assoc=8 --l1i_assoc=8 --l2_assoc=16 --cacheline_size=64
> --cpu-type=DerivO3CPU --mem-type=DDR4_2400_8x8 --mem-size=8GB
> --sys-clock='2.6GHz' --cpu-clock='2.6GHz' --smt
> --
> *From:* gem5-users  on behalf of Abhishek
> Singh 
> *Sent:* 05 February 2020 16:14
> *To:* gem5 users mailing list 
> *Subject:* [gem5-users] MultiProgrammed Workload X86 O3CPU error using SMT
>
> Hello Everyone,
>
> I am using X86 ISA, Out of order CPU. I wanted to run a multi-programmed
> workload using SMT
>
> My command line 1 is:
>
> ./build/X86/gem5.opt configs/example/se.py -c
> tests/test-progs/hello/bin/x86/linux/hello;tests/test-progs/hello/bin/x86/linux/hello
> --caches --l2cache --l1d_size=32kB --l1i_size=32kB --l2_size=2MB
> --l1d_assoc=8 --l1i_assoc=8 --l2_assoc=16 --cacheline_size=64
> --cpu-type=DerivO3CPU --mem-type=DDR4_2400_8x8 --mem-size=8GB
> --sys-clock='2.6GHz' --cpu-clock='2.6GHz' --smt
>
>
> I am using commit *82f6d6e90.*
>
> When I run the command and check *m5out/config.ini, *the *system.cpu*
> parameter is AtomicSimpleCPU instead of DerivO3CPU.
>
> I tried the command without smt and using "-n" to run on different cores
>
> My command line 2 is:
> ./build/X86/gem5.opt configs/example/se.py -c
> tests/test-progs/hello/bin/x86/linux/hello;tests/test-progs/hello/bin/x86/linux/hello
> --caches --l2cache --l1d_size=32kB --l1i_size=32kB --l2_size=2MB
> --l1d_assoc=8 --l1i_assoc=8 --l2_assoc=16 --cacheline_size=64
> --cpu-type=DerivO3CPU --mem-type=DDR4_2400_8x8 --mem-size=8GB
> --sys-clock='2.6GHz' --cpu-clock='2.6GHz' -n 2
>
> The cpu being used is AtomicSimpleCPU instead O3CPU indicated by
> m5out/config.ini, is there any problem with my command or is there an error?
>
> Best regards,
>
> Abhishek
> IMPORTANT NOTICE: The contents of this email and any attachments are
> confidential and may also be privileged. If you are not the intended
> recipient, please notify the sender immediately and do not disclose the
> contents to any other person, use it for any purpose, or store or copy the
> information in any medium. Thank you.
> IMPORTANT NOTICE: The contents of this email and any attachments are
> confidential and may also be privileged. If you 

[gem5-users] MultiProgrammed Workload X86 O3CPU error using SMT

[Abhishek Singh]

Hello Everyone,

I am using X86 ISA, Out of order CPU. I wanted to run a multi-programmed
workload using SMT

My command line 1 is:

./build/X86/gem5.opt configs/example/se.py -c
tests/test-progs/hello/bin/x86/linux/hello;tests/test-progs/hello/bin/x86/linux/hello
--caches --l2cache --l1d_size=32kB --l1i_size=32kB --l2_size=2MB
--l1d_assoc=8 --l1i_assoc=8 --l2_assoc=16 --cacheline_size=64
--cpu-type=DerivO3CPU --mem-type=DDR4_2400_8x8 --mem-size=8GB
--sys-clock='2.6GHz' --cpu-clock='2.6GHz' --smt


I am using commit *82f6d6e90.*

When I run the command and check *m5out/config.ini, *the *system.cpu*
parameter is AtomicSimpleCPU instead of DerivO3CPU.

I tried the command without smt and using "-n" to run on different cores

My command line 2 is:
./build/X86/gem5.opt configs/example/se.py -c
tests/test-progs/hello/bin/x86/linux/hello;tests/test-progs/hello/bin/x86/linux/hello
--caches --l2cache --l1d_size=32kB --l1i_size=32kB --l2_size=2MB
--l1d_assoc=8 --l1i_assoc=8 --l2_assoc=16 --cacheline_size=64
--cpu-type=DerivO3CPU --mem-type=DDR4_2400_8x8 --mem-size=8GB
--sys-clock='2.6GHz' --cpu-clock='2.6GHz' -n 2

The cpu being used is AtomicSimpleCPU instead O3CPU indicated by
m5out/config.ini, is there any problem with my command or is there an error?

Best regards,

Abhishek
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] [gem5-dev] Announcing the beta of gem5's new website

[Abhishek Singh]

Hi Jason,
Thanks for sharing the website. And a lot of thanks to all those who made
this possible.
I had one question:

Is your tutorial updated to new function call names?for example to
implement new cache replacement policy, your tutorial still use old format
of defining function calls and its implementation in the
“src/mem/cache/tags/“ folder only, so is it still valid?



On Tue, Dec 17, 2019 at 8:15 PM Jason Lowe-Power 
wrote:

> Hi all,
>
> I'm excited to announce that we have a beta version of a re-designed
> website at new.gem5.org! The old wiki has needed a refresh for a few
> years,
> and we’re excited to finally have something to share with the community! We
> hope the new site has better usability and makes it easier to find
> information about gem5 and how to use it. If you have any questions or
> comments, don’t hesitate to reach out by replying to this email.
>
> We will leave this website at new.gem5.org for the next few weeks. Please
> let us know if there’s any blocking issues before we turn off the old wiki
> pages. Before fully transitioning, we will download a static copy of the
> entire old website (including the old code reviews) and move this to
> old.gem5.org for archival purposes (and in case we missed anything!).
>
> I'd like to thank all of those that have contributed so far. Specifically:
> Jingwen Low who designed the site
> Ali Saidi who kicked this off by converting the wiki to markdown almost two
> years ago
> Bobby Bruce who has put it a ton of time moving documentation
> And Jared Barosci, Hoa Nguyen, Krithiga Murugavel, Ayaz Akram, Trivikram
> Reddy, Marjan Fariborz, Mahyar Samani, Julian Toya Angeles, and Muhammet
> Soytürk who have helped move documentation from the old wiki to the new
> site.
> See https://github.com/gem5/new-website/graphs/contributors for details
>
> Details on the current status of the migration can be found on Jira (
> https://gem5.atlassian.net/browse/GEM5-110). We also have a specific issue
> for migrating the old documentation to the new site (
> https://gem5.atlassian.net/browse/GEM5-115). We’ve already moved most of
> the documentation, but there are still a few pages that we could use your
> help with!
>
> There will be some rough edges as we transition. Some links may be broken,
> and it’s possible we missed pages that should be migrated. If you find any
> issues, please let us know via the mailing list or by opening an issue on
> Jira.
>
> The website is currently hosted on GitHub pages. If you’d like to
> contribute, feel free to create a pull request on the source repository (
> https://github.com/gem5/new-website).
>
> Cheers,
> Jason
> ___
> gem5-dev mailing list
> gem5-...@gem5.org
> http://m5sim.org/mailman/listinfo/gem5-dev
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] ask for help about simulate with noncherentcahe

[Abhishek Singh]

Hi yuan,
In order to that, you need to call non-coherent cache
instead of cache in config/common/Caches.py file.
>From my experience I am able to use LLC as non coherent cache.
Please note this is how I used in classic cache model.

On Wed, Dec 18, 2019 at 11:54 AM 616653241 <616653...@qq.com> wrote:

> hi, everyone,
> can anybody tell me that how does gem5 O3 CPU simulate with
> noncoherentcache?
> yours
> wuhua
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] [gem5-dev] gem5 stable release proposal [PLEASE VOTE!]

[Abhishek Singh]

Hello Jason,
Thanks for such a nice and detailed explanation.
My votes are as follows:


*I think master should be development*


*I think gem5 should be released once per year*


Best regards,

Abhishek


On Mon, Dec 16, 2019 at 2:50 PM Jason Lowe-Power 
wrote:

> Hi all,
>
> As many of you have seen on gem5-dev, we are going to be adding a
> "stable" version of gem5. Below is the current proposal. There are a
> couple of points below where there has not been general consensus
> reached. We would appreciate feedback *from everyone in the community*
> on the points where a decision hasn't been made below. gem5 is a
> community-driven project, and we need feedback to make sure we're
> making community-focused decisions.
>
> We will be introducing a new "stable" branch type to gem5. We are
> doing this for the following reasons:
> - Provide a way for developers to communicate major changes to the
> code. We will be providing detailed release notes for each stable
> release.
> - Increase our test coverage. At each stable release, we will test a
> large number of "common" benchmarks and configurations and publicize
> the current state of gem5.
> - Provide a way for researchers to communicate to the rest of the
> community information about their simulation infrastructure (e.g., in
> a paper you can say which version of gem5 you used).
>
> On the stable version of gem5, we will provide bugfixes  until the
> next release, but we will not make any API changes or add new
> features.
>
> We would like your feedback on the following two questions:
>
> **Which branch should be default?**
>
> We can either have the master branch in git be the "stable" or the
> "development" branch. If master is the stable branch, then it's easier
> for users to get the most recent stable branch. If master is the
> development branch, it's more familiar and easier for most developers.
> Either way, we will be updating all of the documentation to make it
> clear.
>
> Please let us know which you prefer by replying "I think master should
> be stable" or "I think master should be development".
>
> **How often should we create a new gem5 release?**
>
> We can have a gem5 release once per year (likely in April) or three
> times per year (April, August, and December). Once per year means that
> if you use the stable branch you will get updates less frequently.
> Three times per year will mean there are more releases to choose from
> (but a newer release should always be better). On the development
> side, I don't think one will be more work than the other. Once per
> year means more backporting, and three times per year means more
> testing and time spent on releases.
>
> Please let us know which you prefer by replying "I think gem5 should
> be released once per year" or "I think gem5 should be released three
> times per year."
>
>
>
>
> A couple of notes to everyone who's been following the discussion on
> the gem5-dev mailing list:
> - We have dropped the proposal for major vs minor releases. Note that
> there was some pushback on having only major releases when this was
> proposed on the gem5 roadmap, but it sounded like the consensus was to
> drop minor releases for now.
> - We will still allow feature branches *in rare circumstances*. This
> will be by request only (send mail to gem5-dev if you would like to
> discuss adding a new branch), and the goal will be integration within
> a few months. All code review will still happen in the open on gerrit.
> The benefits will be
> 1) rebases won't be required as you can just make changes to the head
> of the branch
> 2) many features take more than a few months to implement, so if it's
> not ready by a release it can be pushed to the next
> 3) large changes won't be hidden in AMD or Arm-specific repositories
> and *anyone* will be able to request a branch.
>
> Thanks everyone for the discussions so far! It would be most useful to
> hear back by the end of the week. However, I don't expect any concrete
> actions will be taken until after the holidays.
>
> Cheers,
> Jason
> ___
> gem5-dev mailing list
> gem5-...@gem5.org
> http://m5sim.org/mailman/listinfo/gem5-dev
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] What is the default coherence mechanism in gem5 for multicore systems?

[Abhishek Singh]

Thank you for the clarification.

On Wed, Dec 11, 2019 at 11:40 AM Giacomo Travaglini <
giacomo.travagl...@arm.com> wrote:

> The PROTOCOL env var (available in build_opts) is used in Ruby only.
> For the classic memory system, MOESI is used.
>
> Giacomo
> --
> *From:* gem5-users  on behalf of Abhishek
> Singh 
> *Sent:* 11 December 2019 16:32
> *To:* gem5 users mailing list 
> *Subject:* Re: [gem5-users] What is the default coherence mechanism in
> gem5 for multicore systems?
>
> Hi,
> The default is MI protocol in classic cache model, there are various
> protocols which you can find in build_opts directory.
> Also, you can find the build info by using —build-info flag.
> For example ./build/X86/gem5.opt —build-info
>
> On Wed, Dec 11, 2019 at 10:11 AM Francisco Carlos <
> juninho.u...@hotmail.com> wrote:
>
> Hi all,
>
> I am currently running simulation in a multicore processor. I connect the
> memory system as follow:
>
> for i in range(np):
> system.cpu[i].icache = L1_ICache()
> system.cpu[i].dcache = L1_DCache()
> system.cpu[i].icache.connectCPU(system.cpu[i])
> system.cpu[i].dcache.connectCPU(system.cpu[i])
>
> system.l2cache = L2Cache()
> system.l2bus = L2XBar()
>
> #np means number of processor and it is a parameter
> for i in range(np):
> system.cpu[i].icache.connectBus(system.l2bus)
> system.cpu[i].dcache.connectBus(system.l2bus)
> system.l2cache.connectCPUSideBus(system.l2bus)
> system.l2cache.connectMemSideBus(system.membus)
> In summary, to each core I have private Icache and Dcache which are
> connected to an L2 shared cache.
>
> So, my question is: how is the coherence guaranteed in the system, since I
> do not provide this information in my configuration file? Is there a
> default coherency used in the gem5? If so, which is it?
>
> Thanks in advance.
>
>
> --
> Francisco Carlos Silva Junior
> Ph.D student at University of Brasilia
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
> IMPORTANT NOTICE: The contents of this email and any attachments are
> confidential and may also be privileged. If you are not the intended
> recipient, please notify the sender immediately and do not disclose the
> contents to any other person, use it for any purpose, or store or copy the
> information in any medium. Thank you.
>
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] What is the default coherence mechanism in gem5 for multicore systems?

[Abhishek Singh]

Hi,
The default is MI protocol in classic cache model, there are various
protocols which you can find in build_opts directory.
Also, you can find the build info by using —build-info flag.
For example ./build/X86/gem5.opt —build-info

On Wed, Dec 11, 2019 at 10:11 AM Francisco Carlos 
wrote:

> Hi all,
>
> I am currently running simulation in a multicore processor. I connect the
> memory system as follow:
>
> for i in range(np):
> system.cpu[i].icache = L1_ICache()
> system.cpu[i].dcache = L1_DCache()
> system.cpu[i].icache.connectCPU(system.cpu[i])
> system.cpu[i].dcache.connectCPU(system.cpu[i])
>
> system.l2cache = L2Cache()
> system.l2bus = L2XBar()
>
> #np means number of processor and it is a parameter
> for i in range(np):
> system.cpu[i].icache.connectBus(system.l2bus)
> system.cpu[i].dcache.connectBus(system.l2bus)
> system.l2cache.connectCPUSideBus(system.l2bus)
> system.l2cache.connectMemSideBus(system.membus)
> In summary, to each core I have private Icache and Dcache which are
> connected to an L2 shared cache.
>
> So, my question is: how is the coherence guaranteed in the system, since I
> do not provide this information in my configuration file? Is there a
> default coherency used in the gem5? If so, which is it?
>
> Thanks in advance.
>
>
> --
> Francisco Carlos Silva Junior
> Ph.D student at University of Brasilia
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Gem5 Cache

[Abhishek Singh]

Hi,
See the options for se.py or fs.py depending on what mode you are using.



On Wed, Dec 11, 2019 at 12:07 AM DURAIRAJ J <2016506...@annauniv.edu.in>
wrote:

> Thanks for the reply.
> Is there any way to specify it by using simulation command
>
> --
> *From: *"Abhishek Singh" 
> *To: *"gem5-users" 
> *Sent: *Wednesday, 11 December, 2019 10:03:25
> *Subject: *Re: [gem5-users] Gem5 Cache
>
> Check config/common/Caches.py
>
> On Tue, Dec 10, 2019 at 11:32 PM DURAIRAJ J <2016506...@annauniv.edu.in>
> wrote:
>
>> Hello everyone,
>> I am a newbie in gem5, so someone cloud helps me with how to specify the
>> values for the Icache and Dcache parameter?
>>
>> ___
>> gem5-users mailing list
>> gem5-users@gem5.org
>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Disable pre-fetching in l2 cache

[Abhishek Singh]

Hi,
Prefetching will impact the replacement in a way it can bring non demand
dead blocks which will not be referenced in the application and force evict
a demand block.
You can disable prefetchers by editing src/configs/common/Caches.py and
setting the parameter “prefetcher” to NULL just for L2 cache.



On Tue, Dec 3, 2019 at 5:15 PM Charitha Saumya 
wrote:

> Hi,
>
> 1. Can pre-fetching impact the performance of cache replacement policies
> (e.g. LIP vs LRU)?
> 2. If so How can I completely disable prefetching in l2 cache?
>
> Thanks
> Charitha
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] How to suspend a packet in cache

[Abhishek Singh]

Hi Majid,

One way is the schedule the response of packet 1 to a later tick x( current
tick + 1), when the tick x is the system time, you have some sort of a flag
to check whether the packet 2 was serviced by L2 cache or not.
If no packet 2 had arrived in that time frame, you again delay the packet 1
response to y tick (y tick = current tick + n{number of ticks you want to
delay, I would suggest it to be 1})



On Mon, Dec 2, 2019 at 5:35 PM Majid Jalili  wrote:

> Hi,
> What is the best way to suspend a packet  in the cache. Let's say for a
> read access to L2, I have to suspend the request until another
> request comes in, although the main request might be a hit in L2.
>
> One solution might be checking the secondary request in
>  inpuSidePort::recvTimingReq(PacketPtr pkt)
> and then pushing back the main request to higher level, if the secondary
> is missing. But I want to keep the main packet in L2. Do you have any idea?
> Majid
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Stat of type Formula getting value from function

[Abhishek Singh]

Hi Varun,

Will this stat will be calculated on every tick?

On Fri, Nov 29, 2019 at 7:01 PM Victor Kariofillis 
wrote:

> Hi,
>
> I have created a Stat of type Formula. Since the formula is complicated,
> instead of having it in the regStats file, I want to call another function
> that returns the proper value. The code would be something like this.
>
> zeroPercentage.flags(total);
> zeroPercentage = calcZeroPercentage();
>
> The calcZeroPercentage is a typical function in the file. The numbers that
> I'm crunching to get the value that I want are not stats. Would something
> like this be possible? In the gem5 documentation statistics page, it states
> that if the variables are not stats they should be qualified with constant.
>
> "If bar or num are regular variables, then they must be qualified with
> constant(bar)."
>
> Is this true for this case as well?
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Running spec2000 benchmarks on se.py

[Abhishek Singh]

There’s is no standard script provided by gem5
But u can search online or make your own

On Wed, Nov 27, 2019 at 1:48 PM Charitha Saumya 
wrote:

> Hi,
>
> How can I run the SPEC 2000 benchmarks with latest gem5? I can not find
> any config script to do this.
> I have SPEC 2000 binaries in alpha ISA format
>
> Thanks,
> Charitha
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Difference cpu clock and sys clock

[Abhishek Singh]

Hi Javed,

To do that, add these flags in your command line

—cpu-clock=‘xGHz’ —sys-clock=‘yGHz’

On Wed, Nov 27, 2019 at 2:16 AM Javed Osmany 
wrote:

> Hello
>
>
>
> If one wants to set the CPU clock to be different to the system clock, how
> does one go about doing this?
>
>
>
> I could not find the mechanism to set the [cpu, system] clocks separately.
>
>
>
> Regards
>
>
>
> JO
>
>
>
>
>
> *From:* gem5-users [mailto:gem5-users-boun...@gem5.org] *On Behalf Of 
> *Abhishek
> Singh
> *Sent:* 27 November 2019 00:45
> *To:* gem5 users mailing list 
> *Subject:* Re: [gem5-users] Difference cpu clock and sys clock
>
>
>
> I always set it same
>
> System clock is for peripheral
>
> Most times we focus more on cpu clock
>
>
>
> On Mon, Nov 25, 2019 at 3:12 PM Nikos Giakoumoglou 
> wrote:
>
> What is the difference in cpu and sys clock?
> Can’t figure it out from any file
>
> NG
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] X86 CLFLUSH Flush Cache Line Instruction

[Abhishek Singh]

Hi ,

I do not know about the secure bit implementation, if you want to implement
something similar, what I would do is to follow what ARM does and try to
replicate it in x86

On Wed, Nov 27, 2019 at 8:49 AM Muralidharan K 
wrote:

> Abhishek,
>
> In a similar query on secure bit/flag, Jason Lowe-Power had mentioned that
> the same (secure bit) is used only for ARM ISA in GEM5 and not for X86
> ISA.. Am I missing something here?
>
> Bala
>
> On Mon, Nov 25, 2019 at 10:12 PM Abhishek Singh <
> abhishek.singh199...@gmail.com> wrote:
>
>> Hey,
>> You can do that, just go to the decoder code and make the secure flag
>> high
>>
>> The code should be located at src/arch/x86/isa/
>>
>> On Mon, Nov 25, 2019 at 11:20 AM Muralidharan K <
>> kmconsultant...@gmail.com> wrote:
>>
>>> Hello,
>>>
>>> I am aware that the above instruction has been implemented in the latest
>>> build of gem5, but wanted to know if we can make changes in Gem5 to only
>>> allow such instructions to run only in secure processes and with secure
>>> kernel privileges and not allowed to run in user application mode.
>>>
>>> Can we implement such changes in gem5, any ideas/suggestions for
>>> implementing it would be welcome..
>>>
>>> Thanks in advance
>>>
>>> Bala
>>> ___
>>> gem5-users mailing list
>>> gem5-users@gem5.org
>>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>>
>> ___
>> gem5-users mailing list
>> gem5-users@gem5.org
>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Difference cpu clock and sys clock

[Abhishek Singh]

I always set it same
System clock is for peripheral
Most times we focus more on cpu clock

On Mon, Nov 25, 2019 at 3:12 PM Nikos Giakoumoglou 
wrote:

> What is the difference in cpu and sys clock?
> Can’t figure it out from any file
>
> NG
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Warm up instructions in gem5

[Abhishek Singh]

Yes, just use that, flag is designed to warmup or to bypass the booting
process.

On Mon, Nov 25, 2019 at 9:58 PM Charitha Saumya 
wrote:

>   -F FAST_FORWARD, --fast-forward=FAST_FORWARD
> Number of instructions to fast forward before
> switching
>
> I am not sure fast forward can help me here.
>
>
>
> On Mon, Nov 25, 2019 at 9:55 PM Abhishek Singh <
> abhishek.singh199...@gmail.com> wrote:
>
>>
>> Is there any flag called “fast forward”?
>>
>> On Mon, Nov 25, 2019 at 9:53 PM Charitha Saumya 
>> wrote:
>>
>>> No. -s means
>>>   -s STANDARD_SWITCH, --standard-switch=STANDARD_SWITCH
>>> switch from timing to Detailed CPU after warmup
>>> period
>>> of 
>>> But I am still not convinces all these flags are functional. Can someone
>>> confirm gem5 supports this flag? and what CPU models are used before and
>>> after switch?
>>>
>>> Thanks
>>>
>>>
>>>
>>> On Mon, Nov 25, 2019 at 9:50 PM Abhishek Singh <
>>> abhishek.singh199...@gmail.com> wrote:
>>>
>>>> If -s flag means fast forward then it’s correct.
>>>> Check the correct flags using ./build/X86/gem5.opt config/example/se.py
>>>> -h
>>>>
>>>> On Mon, Nov 25, 2019 at 9:46 PM Charitha Saumya <
>>>> saumyachari...@gmail.com> wrote:
>>>>
>>>>> Hi,
>>>>>
>>>>> I want to run my x86 binary for 300M  instructions from which 100M
>>>>> will be for warming up the caches. I also want to use DerivO3CPU model for
>>>>> my simulation. What is the correct way to do this? And what determines
>>>>> which CPU model will be used for warmup and non-warmup portions? For
>>>>> example AtomicSimple for warmup and DerivO3 for non-warmup cycles?
>>>>>
>>>>> Currently I am using ,
>>>>> ./build/X86/gem5.opt configs/example/se.py \
>>>>> --cmd=./tests/test-progs/simple/simple32 \
>>>>> --cpu-type=DerivO3CPU \
>>>>> --caches --l2cache \
>>>>> --l2_size='256kB' \
>>>>> --l1d_size='16kB' \
>>>>> --l1i_size='16kB' \
>>>>> -s 1 \
>>>>> -I 3
>>>>>
>>>>> Can someone confirm what I did was correct?
>>>>>
>>>>> Thanks,
>>>>> Charitha
>>>>> ___
>>>>> gem5-users mailing list
>>>>> gem5-users@gem5.org
>>>>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>>>>
>>>> ___
>>>> gem5-users mailing list
>>>> gem5-users@gem5.org
>>>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>>>
>>> ___
>>> gem5-users mailing list
>>> gem5-users@gem5.org
>>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>>
>> ___
>> gem5-users mailing list
>> gem5-users@gem5.org
>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Warm up instructions in gem5

[Abhishek Singh]

Is there any flag called “fast forward”?

On Mon, Nov 25, 2019 at 9:53 PM Charitha Saumya 
wrote:

> No. -s means
>   -s STANDARD_SWITCH, --standard-switch=STANDARD_SWITCH
> switch from timing to Detailed CPU after warmup
> period
> of 
> But I am still not convinces all these flags are functional. Can someone
> confirm gem5 supports this flag? and what CPU models are used before and
> after switch?
>
> Thanks
>
>
>
> On Mon, Nov 25, 2019 at 9:50 PM Abhishek Singh <
> abhishek.singh199...@gmail.com> wrote:
>
>> If -s flag means fast forward then it’s correct.
>> Check the correct flags using ./build/X86/gem5.opt config/example/se.py -h
>>
>> On Mon, Nov 25, 2019 at 9:46 PM Charitha Saumya 
>> wrote:
>>
>>> Hi,
>>>
>>> I want to run my x86 binary for 300M  instructions from which 100M will
>>> be for warming up the caches. I also want to use DerivO3CPU model for my
>>> simulation. What is the correct way to do this? And what determines which
>>> CPU model will be used for warmup and non-warmup portions? For example
>>> AtomicSimple for warmup and DerivO3 for non-warmup cycles?
>>>
>>> Currently I am using ,
>>> ./build/X86/gem5.opt configs/example/se.py \
>>> --cmd=./tests/test-progs/simple/simple32 \
>>> --cpu-type=DerivO3CPU \
>>> --caches --l2cache \
>>> --l2_size='256kB' \
>>> --l1d_size='16kB' \
>>> --l1i_size='16kB' \
>>> -s 1 \
>>> -I 3
>>>
>>> Can someone confirm what I did was correct?
>>>
>>> Thanks,
>>> Charitha
>>> ___
>>> gem5-users mailing list
>>> gem5-users@gem5.org
>>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>>
>> ___
>> gem5-users mailing list
>> gem5-users@gem5.org
>> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Warm up instructions in gem5

[Abhishek Singh]

If -s flag means fast forward then it’s correct.
Check the correct flags using ./build/X86/gem5.opt config/example/se.py -h

On Mon, Nov 25, 2019 at 9:46 PM Charitha Saumya 
wrote:

> Hi,
>
> I want to run my x86 binary for 300M  instructions from which 100M will be
> for warming up the caches. I also want to use DerivO3CPU model for my
> simulation. What is the correct way to do this? And what determines which
> CPU model will be used for warmup and non-warmup portions? For example
> AtomicSimple for warmup and DerivO3 for non-warmup cycles?
>
> Currently I am using ,
> ./build/X86/gem5.opt configs/example/se.py \
> --cmd=./tests/test-progs/simple/simple32 \
> --cpu-type=DerivO3CPU \
> --caches --l2cache \
> --l2_size='256kB' \
> --l1d_size='16kB' \
> --l1i_size='16kB' \
> -s 1 \
> -I 3
>
> Can someone confirm what I did was correct?
>
> Thanks,
> Charitha
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] X86 CLFLUSH Flush Cache Line Instruction

[Abhishek Singh]

Hey,
You can do that, just go to the decoder code and make the secure flag high

The code should be located at src/arch/x86/isa/

On Mon, Nov 25, 2019 at 11:20 AM Muralidharan K 
wrote:

> Hello,
>
> I am aware that the above instruction has been implemented in the latest
> build of gem5, but wanted to know if we can make changes in Gem5 to only
> allow such instructions to run only in secure processes and with secure
> kernel privileges and not allowed to run in user application mode.
>
> Can we implement such changes in gem5, any ideas/suggestions for
> implementing it would be welcome..
>
> Thanks in advance
>
> Bala
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] derivo3cpu issue

[Abhishek Singh]

Hi,
Where did you get the config file from?
Also can you run gdb and send us the backtrace?

On Fri, Nov 22, 2019 at 9:21 PM ABD ALRHMAN ABO ALKHEEL <
abdkeel...@hotmail.com> wrote:

> Global frequency set at 1 ticks per second
> warn: DRAM device capacity (8192 Mbytes) does not match the address range
> assigned (16384 Mbytes)
> 0: system.remote_gdb: listening for remote gdb on port 7000
> info: Entering event queue @ 0.  Starting simulation...
>  REAL SIMULATION 
> info: Increasing stack size by one page.
> warn: ignoring syscall access(...)
> warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
> info: Increasing stack size by one page.
> info: Increasing stack size by one page.
> info: Increasing stack size by one page.
> info: Increasing stack size by one page.
> info: Increasing stack size by one page.
> gem5 has encountered a segmentation fault!
>
> --- BEGIN LIBC BACKTRACE ---
>
> /home/abdkhail/aa/gem5/build/X86/gem5.opt(_Z15print_backtracev+0x2c)[0x55cda9d47dac]
> /home/abdkhail/aa/gem5/build/X86/gem5.opt(+0x584e7f)[0x55cda9d59e7f]
> /lib/x86_64-linux-gnu/libpthread.so.0(+0x12890)[0x7f77bb174890]
> /lib/x86_64-linux-gnu/libgcc_s.so.1(_Unwind_Resume+0xcf)[0x7f77b9b137df]
>
> /home/abdkhail/aa/gem5/build/X86/gem5.opt(_ZN6X86ISA7Decoder10decodeInstENS_11ExtMachInstE+0x4e609)[0x55cda9ee8659]
>
> /home/abdkhail/aa/gem5/build/X86/gem5.opt(_ZN6X86ISA7Decoder6decodeENS_11ExtMachInstEm+0x244)[0x55cda9e63db4]
> Command: /home/abdkhail/aa/gem5/build/X86/gem5.opt
> --outdir=/home/abdkhail/aa/gem5/o1
> /home/abdkhail/aa/gem5/configs/example/spec06_config.py -I 10
> --benchmark=povray --benchmark_stdout=/home/abdkhail/aa/gem5/o1/povray.out
> --benchmark_stderr=/home/abdkhail/aa/gem5/o1/povray.err
> --cpu-type=DerivO3CPU --caches
> --
> *From:* gem5-users  on behalf of Abhishek
> Singh 
> *Sent:* Friday, November 22, 2019 11:11:38 PM
> *To:* gem5 users mailing list 
> *Cc:* gem5-users 
> *Subject:* Re: [gem5-users] derivo3cpu issue
>
> Hey,
> What is the error and what is the command line?
> Can you run gdb and paste the back trace?
> Did you made any changes to baseline gem5?
>
> On Fri, Nov 22, 2019 at 5:54 PM ABD ALRHMAN ABO ALKHEEL <
> abdkeel...@hotmail.com> wrote:
>
> Hello everyone, I am running the benchmark on gem5 and I got error when I
> use derivo3cpu . I have to use it so how I can fix the issue?
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
>
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] derivo3cpu issue

[Abhishek Singh]

Hey,
What is the error and what is the command line?
Can you run gdb and paste the back trace?
Did you made any changes to baseline gem5?

On Fri, Nov 22, 2019 at 5:54 PM ABD ALRHMAN ABO ALKHEEL <
abdkeel...@hotmail.com> wrote:

> Hello everyone, I am running the benchmark on gem5 and I got error when I
> use derivo3cpu . I have to use it so how I can fix the issue?
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] Assertion during full system emulation with checkpoint restore and standar switch option

[Abhishek Singh]

Try January 2018 commit

On Fri, Oct 18, 2019 at 2:10 PM Michail Mavropoulos <
mavropo...@ceid.upatras.gr> wrote:

> Hello all,
>
> I am using gem5 revision commit
> 4c38c7c02aca9922d7f30f2f399bbe94c034eb59.
>
> I try to run a full system emulation, after restoring from a checkpoint
> and using standard-switch option, in order to run over DerivO3CPU cpu
> model.
>
> I use the following command:
> ./build/X86/gem5.opt -d /tmp/gem5_test --stats-file=test.csv
> configs/example/fs.py --checkpoint-dir=/tmp/cpts/benchamark
> --checkpoint-restore=1 --caches --l2cache --maxinsts=32
> --standard-switch=30
> --kernel=/home/gem5/binaries/x86_64-vmlinux-2.6.22.9
> --disk-image=/home/gem5/disks/ubuntu-14.04.img ;
>
> The result is that, there are some cases (different checkpoints/
> benchmarks) where I get the following assertion:
>   build/X86/mem/packet.hh:1094: T* Packet::getPtr() [with T = unsigned
> char]: Assertion `flags.isSet(STATIC_DATA|DYNAMIC_DATA)' failed.
>
> Is this a known issue?
> Should I modify the command above?
>
> Thank you
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users