I tried to create a component MYCONN3 like in the kicad tutorial and
the draw box tool selects the pins and names and apears to be trying to
move them. I think it might be a bug but im new. I am using the latest
stable window$ version here but will be using the latest stable linux
one at home.
sparkfun has eagle libraries for the public I want to use them by
using eagle2kicad.ulp it is a script on the user language programs
script airea of their website I got the newest and I get a single pad
and one scematic symbol element when I try to convert a switch. Please
tell me about your exp.
I am routing a kicad arduino board and want to have it be a example.
Does anyone else want to try the placement and freeroute to get this
board small but buildable?
I am using the hotplate soldering method for the smd chips shown on
sparkfun.
I am trying to upload my gerber files to batch pcb using ubuntu linux
problems...
I wonder if it is the zip... I did have to switch to windows to get
the eagle files to work right before but I don't remember the details...
the error was:
Less than 2 files found! Something is missing, please check your
upload package.
I am using kicad...
All of the gerber files look ok in a viewer I zipped them in windows
and ubunu before nether worked.
my files were in a sub folder oops. now it works a drc clearance
problem I can probly get that.
--- In kicad-users@yahoogroups.com, josh_eeg [EMAIL PROTECTED] wrote:
the error was:
Less than 2 files found! Something is missing, please check your
upload package.
I am using kicad...
All
A rule check issue that is confusing me. I have GND comming from a header.
Their is the same GND in other places on the circuit.
But I get a error like it should be driven. But that sounds like a short...
ERC: Warning Pin Power_In not driven.
I have GND hooked to a header... Now that same ground
I set my grounds on chip pins to inputs to satisfy a DRC check is their a
better thing to set them as?
A discription of where to use the different settings was not clear to me.
josh_eeg josh...@... wrote:
I set my grounds on chip pins to inputs to satisfy a DRC check is their a
better thing to set them as?
A discription of where to use the different settings was not clear to me.
Please read the Kicad FAQ
, in
this case GND. It is of type Power In.
A GND power net will now automatically connect to this pin.
The GNBD net will need to be energised so thats when you add the power
flag to the net.
Is that what you needed ?
Andy
On Thu, 17 Sep 2009 12:34:59 -
josh_eeg josh
Are you saying it alwase refreshes all the time I would load kubuntu instead of
ubuntu 9.. or just you hit f3 or refresh to refresh it works?
--- In kicad-users@yahoogroups.com, Pedro Martin pki...@... wrote:
Hi,
I use Kubuntu 8.04 and Kicad works fine, no problem with refreshing.
Pedro.
ID type by using the Change ID
Modules button.
Andy
On Tue, 29 Sep 2009 20:12:56 -
josh_eeg josh...@... wrote:
modual or foot print file info I want to make pads longer and move them.
The file does not contain in plain text the mm or in.
Is their a conversion that happens
24bit_8chan_simul_adc_sch.pdf is my schematic tell me if you see any bugs in it.
This is my first kicad file that will be made hopefuly without any problems.
It uses surface mount parts and would be hard to debug if something is wrong in
the schematic.
So please have a look and comment.
Ok I generated a ASCII PBM File logo.pbm
I created the plain text file convert.awk
installed gawk
then ran it to create the output file the selects the output.
awk -f convert.awk logo.pbm art.out
I created logo.mod in kicad
I Edited Logo.mod by adding the text in art.out before $EndMODULE
the script didn't stop on a 70 x 70 pixel file. I left it running hopeing it
would stop the file was over a gig...
my previous post shown
awk -f prog.awk pic.pbm art.out
--- In kicad-users@yahoogroups.com, raoulduke_esq raoulduke_...@... wrote:
Pardon me if I am just being obtuse, but I
I am confused now... does that make things run with less user input or make it
output the logo correctly?
If it is a working script could it be uploaded here or somewhere for others?
Do I run that line in the command prompt?
--- In kicad-users@yahoogroups.com, raoulduke_esq raoulduke_...@...
I have 3 single inline headers on my board I would like them to go into a bread
board.
Grids proably would latch to the corner of the part not the holes but that is
what will effect if it fits into the bread board.
Has anyone else found out how to do this?
I think space bar zeroing the distance counter in the bottom right corner might
be the easiest way for me to mesure things out in this software. Tell me if
their is any other ideas. The curious inventor pcb in kicad tutorial shown me
this.
--- In kicad-users@yahoogroups.com, josh_eeg josh
how do I see the drill files in the viewer on kicad can I or no?
people. I've been plinking away at a
Perl script but my Perl is far more rusty than my awk. Sorry about End Of
Line (EOL) problems - it's not something that I worry about since I left
Windoze far, far behind me.
raoul
--- In kicad-users@yahoogroups.com, josh_eeg josheeg@ wrote:
I am
Noice when you make the drill files their is a flip it over the Y axis option
un check that then check it in that program. This might be a bug. it wold seem
to me the box should not be checked by defalt.
If I use a ground plane and fill it after free route the DRC still sees the gnd
as airwires? Is that a error or was my route too big?
Joshua W.
...@... wrote:
did you connect the grounds together with a normal track before doing the
flood fill? If not, that's the problem.
Nick.
--- In kicad-users@yahoogroups.com, josh_eeg josheeg@ wrote:
If I use a ground plane and fill it after free route the DRC still sees the
gnd
I will try adding a gnd plane with gnd as the net then saving then getting the
file for the router like yo said is their a way to trn off or shorten the
optimization route?
--- In kicad-users@yahoogroups.com, josh_eeg josh...@... wrote:
After trying it a fue times it is possible my save could
It still doen't work my gnd plane might be broken into islands so the gnd
connection i broken? The routing is to the boards edge.
If I add my gnd plane after a normal auto route it works.
--- In kicad-users@yahoogroups.com, josh_eeg josh...@... wrote:
I will try adding a gnd plane with gnd
side. Remember that the silkscreen and solder mask tolerances are much
greater than the copper traces.
raoul
--- In kicad-users@yahoogroups.com, josh_eeg josheeg@ wrote:
it worked great in ubuntu linux how would you do the same with different
layers? so if I had a pic and wanted
to skip freeroute's post route turn off post rote in parameter auto route then
uncheck post route.
drill files other files prep. for batch pcb? Hi I do not see my .drl file in
batch pcb upload tool I renamed it any setting configurations you suggest? Do
not flip the drill over the Y axis...
gerbv fixes kicad drill file to standard layers so batch pcb might run it..
gerbv and sparkfuns batch pcb do not like parts of the drill file...
load the layers and drill...
File export
the solder mask seems to cover all the copper in batch pcb viewer what layers
should I have inverted?I am using batch pcb as my board house.
has anyone sent their designs to a fab company? what settings? I want to use
BatchPCB
Will the board house cut a circle? if your doing it yourself just make the
squair big enough and do the circle on the silk.
--- In kicad-users@yahoogroups.com, robert madworm_de.ya...@... wrote:
I'm having problems with a circular board and the freerouting autorouter. The
pcb outline was
Schematic design entry in kicad to Icarus Verilog then to a Xillinx FPGA?
I seen geda some commented about I.V. but nowone mentioned kicad.
I think a fpga would be the most logical way to do a PCI port connected open IO
board. That way open source tools would be used to create open source
I think that I misunderstood sorry I think icarus does something else.
--- In kicad-users@yahoogroups.com, josh_eeg josh...@... wrote:
Schematic design entry in kicad to Icarus Verilog then to a Xillinx FPGA?
I seen geda some commented about I.V. but nowone mentioned kicad.
I think
What open source Linux with a GUI would be nice analog simulator do you sugjest?
I searched the forms and LT switcher cad 3 is not open source I agree it is
easy and nice to work with. But I think their might be more.
I have 2 kicad designs a instramentation amplifier board for a EEG
a DRL
I think I ment what programs you mentioned I use ubuntu linux and wondered what
to search for to find a spice in the package manager. A gui would be nice but I
worked without them.
--- In kicad-users@yahoogroups.com, Al Davis a...@... wrote:
On Thursday 29 October 2009, josh_eeg wrote
I am interested in using kicad to make a Xilinx FPGA PCI board but I installed
the Xilinx software to ubuntu and do not know the command or the whereis to
start it. Sorry I should have paid more attention to the install. I thought
some kicad user might have used this before.
I was trying to discuss a possible way to output a netlist into QUCS I wasn't
shure what one I reply to to send it to the people who were discussing that
sorry about posting a short message twice.
--- In kicad-users@yahoogroups.com, Alain Mouette ala...@... wrote:
List busines in in the
I think this is what I did so their was not errors in GERBv
I used something like smaller headers option when I plotted or made the drill
files. This made it match up with spark funs batch pcb. Definilty gerbv all
layers including drill.
--- In kicad-users@yahoogroups.com, bobcousins34
Kicad folder with project in it libraries with Rabit SVN in ubuntu.
I have shared my project with a group as a open source project it will be fully
open source and made using open source. It is in prerelease because the boards
have not been soldered and fully tested. Then documentation.
Here
the other way around could also be neat. I think you would have to know about
how the files are saved I know kicad has a open text format. Proably lots of
fun bash scripting but if you do it in c people will proably give you more
props and it will become more portable...
--- In
so can kicad schematics be exported to qucs? for analog simulation?
settings to get gcode to control a cnc mill to cut a PCB from Kicad.
Hi can anyone tell me the full page of what to click and not to click to mill a
PCB in kicad? Or at least to get the files?
I am using EMC2 and a CNC Mill I made.
How do I isolate a airea in Kicad or free route? so the routing avoids it? I am
making a signal isolation board using opto couplers and a dc - dc converter.
how do I use kicad and freeroute to keep areas free of routing under chips?
they are isolation chips.
My schematics I want to share but if it is not a print screen the output gets
lost. I lowered the pen size to print to pdf. I tried plotting to svg. should I
then use inkscape to turn it into a png or gif people without kicad can see on
my webpage?
I am using ubuntu linux should I get some kind
if I output to other things instead of to pdf the text looses periods would you
sugjest checking the make letters vectors button or something? I would like to
make them .gif files because they can be shown on a webpage in the browser.
--- In kicad-users@yahoogroups.com, madworm_de.ya...@...
, robert madworm_de.ya...@... wrote:
--- In kicad-users@yahoogroups.com, josh_eeg josheeg@ wrote:
if I output to other things instead of to pdf the text looses periods would
you sugjest checking the make letters vectors button or something? I would
like to make them .gif files because
my site with my kicad project I made public what does the group think ?
http://sites.google.com/site/openloopproject/
It used kicad for a dc coupled multiple channel EMG EEG device.
I use the kicad library quick gen for SIL headers it would be great if it
made a SIL foot print if a box was checked so the connectors are numbered the
same with connections labled for the silkscreen.
the java pad designer software is good if the schematic block matches the
layout of the pins a footprint output option would be great for sips and dips.
that way everything could be labled on the schematic and match with the
board
so it would have 2 checks make footprint and show
How should I show active LOW pins on schematics and PCBs using text?
)
Didier
--- In kicad-users@yahoogroups.com, josh_eeg josheeg@ wrote:
Good choice of chips I think. Did you look into micropendous? he has a
kicad cortex m3 arm open source design... Also leaflabs has a eagle cad
one.
This would be the foot print builder that will save you some time
hi is low in for active low inputs? when I make a schematic symbol for a chip?
I know the ~ puts the bar over it but that might work better as a radio button
their is no info telling the user to do that.
what does pin shape low in mean? is that the same as active low?
the IEC standard is, but they would only tell
me if I crossed their palms with gold. I'm not sure what is the point
of a standard that is only revealed to a select few.
Regards,
Robert.
josh_eeg wrote:
what does pin shape low in mean? is that the same as active low
a good practice for me and others in the future is when making connectors mark
on the schematic symbol library the footprint connector module the names that
way your not labeling everything on the board and schematic level where if
something is moved it gets disconnected. I think I plugged 9v
windows 7 new laptop old 1.4ghz liux ubuntu laptop has faster refreshing on the
board file. I am not shure what the problem is maby different renderers etc.
I alwase use the website and coppy all the pins into it to generate the
schematic symbol that way the chip layout matches the phisical pins. I agree it
is not abstract but abstract is not fully functional.
name the schematic symbol by coppying from the names from the pins in the data
sheet.
I use the save button with black and red then the other save button that looks
like a disc.
This will update the schematic symbol when I have both open the editor and
schematic.
The netlist and checks and reanotate stuff I do not know about I re do them
again.
I try to get done with the sch
kicad version control? google code svn or some code version control?
Has anyone used version control on their kicad projects?
How about a graphical version control?
How about a web based thing?
Does anyone of them show you on kicad the differences?
because their were diff files and backups I
It would be realy interesting if the autorouter like free route had that option
with a connector with the same number of pins or more than the number that need
to be similar lenth. Tolerances would proably be important.
--- In kicad-users@yahoogroups.com, toffe822 chnico...@... wrote:
Hello,
curves router I was looking at the different autorouters on the kicads links
their was a wiki with a autorouter someone was routing that didn't route and
reuse it found curves and streight lines and made squiggles to make groups of
wires the same length.
Is their anything new kicad might have
I am trying to use footprint builder to make the the ads1298 foot print from
the data sheet
it says all units are in mm p72 of the data sheet.
near the corners of the footprint output the pins cross I am not shure what I
am doing wrong I am using the larger mm units on the data sheet so it is
A task list or cookbook of tasks people ask about shown near this area would
make things easier for newbs veterans.
I used the awk script using ubuntu linux it made the module footprint in
silkscreen and the person shown how to change the layor but since it creates it
from lines the copper was not merged or too close so it caused board making bot
errors if I made the design on the copper layor but I have the
IBIS to KiCAD script by Opendous who has made some amazing OS kicad designs.
I use my IBIS to KiCAD script to create the pins and then tidy
things up manually by spacing things and adding graphics.
Maby the developers need to compile for windows 7 maby the compiler is smart
enough to know how to compile the graphics to work with its optimisations...
--- In kicad-users@yahoogroups.com, o00batman00o o00batman...@... wrote:
Thank you! It works for me too! I tried different compability modes
when will the synaptic package manager kicad version be somewhat upto date?
It seems that would be the easiest way to have it work.
I am running ubuntu 10.04 64 bit. on my new laptop and hit e to modify the
acpi=ht option so it does not fuss and crash because of the PCI or power
management it
autoplace using the netlist file .net and line and node graphing software.
I seen their was software that spaced things out based on their connection.
Then it hit me latter that is a net list also.
So if the modules were placed by drawing a box larger than thefurthest part of
the component for
any luck on that any results a instructable on how you did that would be great.
--- In kicad-users@yahoogroups.com, dickelbeck d...@... wrote:
Vesa Solonen wrote:
Hi,
I saw you on the user list thread discussing gEDA toporouter and here come
the links:
Has anyone found a way to use GEDA's PCB topo autorouter then how my kicad
netlists or spectra import export files could be used or some files? I would
even remake it in GEDA if nessisary but like kicad and don't want to...
I hear it can be invoked by the command line I am comfortable with
Hi I apreseate the links um this is the c dode documented but that doen't help
me use it I do not know how to link something like that together to test it.
Then if I had a linking or some compiler error or a input error or other
errror...
I am trying autoplace because I will be away for a day can't do it myself for
a day so why not try it.
--- In kicad-users@yahoogroups.com, cmcdowell_home cmcdowell_h...@... wrote:
I was woundering if anyone has a good autoplace method?
Also, is it possible to group subcircuit components
Kicad has nice text file formats and netlists can its netlist go to verilog?
Can it's netlists go to geda's netlist?
or the schematics be converted to draw the sch in kicad and make the verilog
code from geda's netlister?
http://www.geda.seul.org/wiki/geda:verilog_netlister_readme
Yes someone
jave bug in kicad module creator it puts the symbol on the top or bottom copper
that is not as useful as if it was on the top or bottom silk screen...
This is a very cool way to add a logo but if your board is small and you don't
want it on the top copper or filp it to the bottom copper and
PCBNEW's DRC I believe but I know I seen the rats nest airwires.
--- In kicad-users@yahoogroups.com, dickelbeck d...@... wrote:
--- In kicad-users@yahoogroups.com, josh_eeg josheeg@ wrote:
BUG! I route my open source Biopotential Mesurement Board using free route
after putting
the pour didn't fill in sections of the board and thowse were left unconnected.
--- In kicad-users@yahoogroups.com, josh_eeg josh...@... wrote:
PCBNEW's DRC I believe but I know I seen the rats nest airwires.
--- In kicad-users@yahoogroups.com, dickelbeck dick@ wrote
uses pads to visualize the pixels. Does kicad allow pads to be placed in
other layers than copper layers?
~Markus
--- In kicad-users@yahoogroups.com, josh_eeg josheeg@ wrote:
jave bug in kicad module creator it puts the symbol on the top or bottom
copper that is not as useful
xilinx allready has a sch entery thing in their free download after jumping
through signup login etc hoops.
It could be used as a reference...
--- In kicad-users@yahoogroups.com, jmhill.hartford jmhill.hartf...@...
wrote:
Hi Folks;
Just found this thread. I have an interest in making
I read quite a lot on tkgate it seems realy cool for testing but xilinx still
seems like the only one that makes something that will compile at least to my
understanding the documentation says like verilog so it is close but not
compiling. xilinx stuff I may use because it is there and
I am about ready to send out my board will some people look at my documentation?
I wrote a pdf using open office writer that and all the kicad source files
and libraries are in one folder.
The file name
NeuroCyberProstheticsSensor-0.zip
the download page..
xilinx schematic designer nice for FPGA s is fun almost as nice as kicad the
bus and herarchal system has functional buses but is more difficult than
kicad's herarchal schematics.
I am still trying to find out how to combine busses so I can have a comparitor
that compares 2 32 bit numbers in
83 matches
Mail list logo
