This is an automated email from the ASF dual-hosted git repository.

acassis pushed a commit to branch master
in repository https://gitbox.apache.org/repos/asf/nuttx.git

commit 9ff58bac9c02e925c6e24b2b20fad32ca91929a1
Author: raiden00pl <[email protected]>
AuthorDate: Sat Oct 10 11:34:24 2026 +0200

    arch/arm/src/stm32l5: add timer support
    
    Select the timers available on STM32L552/L562 so the common timer
    drivers can be enabled, and add the missing TIM8 and TIM17 input clock
    definitions to the L5 boards.
    
    Signed-off-by: raiden00pl <[email protected]>
    Assisted-by: Claude Code
---
 arch/arm/src/stm32l5/Kconfig                     | 11 +++++++++++
 boards/arm/stm32l5/nucleo-l552ze/include/board.h |  4 +++-
 boards/arm/stm32l5/stm32l562e-dk/include/board.h |  4 +++-
 3 files changed, 17 insertions(+), 2 deletions(-)

diff --git a/arch/arm/src/stm32l5/Kconfig b/arch/arm/src/stm32l5/Kconfig
index ece09a2d8f3..9fc1ec0c4af 100644
--- a/arch/arm/src/stm32l5/Kconfig
+++ b/arch/arm/src/stm32l5/Kconfig
@@ -59,6 +59,17 @@ config STM32_STM32L562XX
        select STM32_HAVE_USART3
        select STM32_HAVE_UART4
        select STM32_HAVE_UART5
+       select STM32_HAVE_TIM1
+       select STM32_HAVE_TIM2
+       select STM32_HAVE_TIM3
+       select STM32_HAVE_TIM4
+       select STM32_HAVE_TIM5
+       select STM32_HAVE_TIM6
+       select STM32_HAVE_TIM7
+       select STM32_HAVE_TIM8
+       select STM32_HAVE_TIM15
+       select STM32_HAVE_TIM16
+       select STM32_HAVE_TIM17
        select STM32_HAVE_TIM2_32BITS
        select STM32_HAVE_TIM5_32BITS
 
diff --git a/boards/arm/stm32l5/nucleo-l552ze/include/board.h 
b/boards/arm/stm32l5/nucleo-l552ze/include/board.h
index eb6a8824979..fbc2dd3e8d9 100644
--- a/boards/arm/stm32l5/nucleo-l552ze/include/board.h
+++ b/boards/arm/stm32l5/nucleo-l552ze/include/board.h
@@ -141,13 +141,15 @@
 #define STM32_PCLK2_FREQUENCY   (STM32_HCLK_FREQUENCY / 1)
 
 #define STM32_TIM1_CLKIN   (STM32_PCLK2_FREQUENCY)
+#define STM32_TIM8_CLKIN   (STM32_PCLK2_FREQUENCY)
 #define STM32_TIM15_CLKIN  (STM32_PCLK2_FREQUENCY)
 #define STM32_TIM16_CLKIN  (STM32_PCLK2_FREQUENCY)
+#define STM32_TIM17_CLKIN  (STM32_PCLK2_FREQUENCY)
 
 /* The timer clock frequencies are automatically defined by hardware.  If the
  * APB prescaler equals 1, the timer clock frequencies are set to the same
  * frequency as that of the APB domain. Otherwise they are set to twice.
- * Note: TIM1,15,16 are on APB2, others on APB1
+ * Note: TIM1,8,15,16,17 are on APB2, others on APB1
  */
 
 #define STM32_LPTIM1_CLKIN      STM32_HCLK_FREQUENCY
diff --git a/boards/arm/stm32l5/stm32l562e-dk/include/board.h 
b/boards/arm/stm32l5/stm32l562e-dk/include/board.h
index e8db77fa059..49ecf7d374f 100644
--- a/boards/arm/stm32l5/stm32l562e-dk/include/board.h
+++ b/boards/arm/stm32l5/stm32l562e-dk/include/board.h
@@ -80,7 +80,7 @@
 /* The timer clock frequencies are automatically defined by hardware.  If the
  * APB prescaler equals 1, the timer clock frequencies are set to the same
  * frequency as that of the APB domain. Otherwise they are set to twice.
- * Note: TIM1,15,16 are on APB2, others on APB1
+ * Note: TIM1,8,15,16,17 are on APB2, others on APB1
  */
 
 #define STM32_TIM1_CLKIN    STM32_HCLK_FREQUENCY
@@ -90,8 +90,10 @@
 #define STM32_TIM5_CLKIN    STM32_HCLK_FREQUENCY
 #define STM32_TIM6_CLKIN    STM32_HCLK_FREQUENCY
 #define STM32_TIM7_CLKIN    STM32_HCLK_FREQUENCY
+#define STM32_TIM8_CLKIN    STM32_HCLK_FREQUENCY
 #define STM32_TIM15_CLKIN   STM32_HCLK_FREQUENCY
 #define STM32_TIM16_CLKIN   STM32_HCLK_FREQUENCY
+#define STM32_TIM17_CLKIN   STM32_HCLK_FREQUENCY
 #define STM32_LPTIM1_CLKIN      STM32_HCLK_FREQUENCY
 #define STM32_LPTIM2_CLKIN      STM32_HCLK_FREQUENCY
 

Reply via email to