I tried to do the schematic->layout and get the following:
Compiling VHDL in cell 'DFF{vhdl}' ...***** UNRESOLVED REFERENCES *****
power, 6 time(s)
PMOStran, 14 time(s)
nMOStran, 14 time(s)
ground, 6 time(s)
Done, created cell 'DFF{net.quisc}'
Reading netlist in cell 'DFF{net.quisc}'
WARNING - cell DFF may be overridden by created cell
ERROR line 8: There is no 'ground' in the standard cell library
Line: create instance gnd_0 ground
Error compiling netlist
Also, Electric opens the sclib library when doing the conversion. Do I need
to replace the contents of that library if I want to use the Silicon
Compiler?
Ed
-----Original Message-----
From: [email protected] [mailto:[email protected]]
On Behalf Of Steven Rubin
Sent: Sunday, February 28, 2010 4:43 PM
To: [email protected]
Subject: Re: Standard Cell
At 09:24 AM 2/27/2010, you wrote:
>I am starting to learn Electric and have managed to get an inverter, nand2
>and and2 completed and simulated in LTSpice.
>
>My questions are:
>
>When making the basic components what is the best way to make them
"standard
>cells"? Do I just make sure that the Vdd and gnd are y units apart on
each
>component? Metal 2 for inputs and outputs?
>
>Is there am automated way to get Electric to turn a schematic view into a
>layout if it is designed using the standard cells in the library?
Electric has a number of ways to place and route standard cells. The
"Silicon compiler" tool takes a netlist (in either schematic or VHDL
form) and uses it to place-and-route a standard cell library. The
results are suboptimal because it is an old tool which assumes the
need for routing channels between the cells.
However, this tool does convert from a schematic to a layout using a
standard cell library. You could conceivably optimize the results by
unrouting the placed-and-routed cell to reduce all connections to a
"rats nest" of unrouted arcs, re-placing the cells with the Placement
tool (I recommend the "simulated annealing-2" algorithm) and then
re-routing the results with the "sea of gates" router.
As far as marking a library as "standard cells", this is actually
something that Electric can do, using the "Cell Properties"
dialog. But the attribution is mostly for documentation purposes.
-Steven Rubin
--
You received this message because you are subscribed to the Google Groups
"Electric VLSI Editor" group.
To post to this group, send email to [email protected].
To unsubscribe from this group, send email to
[email protected].
For more options, visit this group at
http://groups.google.com/group/electricvlsi?hl=en.
--
You received this message because you are subscribed to the Google Groups
"Electric VLSI Editor" group.
To post to this group, send email to [email protected].
To unsubscribe from this group, send email to
[email protected].
For more options, visit this group at
http://groups.google.com/group/electricvlsi?hl=en.
