-----------------------------------------------------------
This is an automatically generated e-mail. To reply, visit:
http://reviews.gem5.org/r/1344/
-----------------------------------------------------------

(Updated Aug. 21, 2012, 7:43 p.m.)


Review request for Default.


Description (updated)
-------

Changeset 9157:af3950d76505
---------------------------
ARM: fix miscreg ctr that causes panic with checker

this patch fixes the miscreg ctr code so that it no longer panics
when using the checker. it also sets all fields other than the
format field to 0 if there are no caches.


Diffs (updated)
-----

  configs/example/fs.py 4c67c26fa76e8e029214d2aadec0addf74ea34cf 
  src/arch/arm/isa.cc 4c67c26fa76e8e029214d2aadec0addf74ea34cf 
  src/cpu/BaseCPU.py 4c67c26fa76e8e029214d2aadec0addf74ea34cf 
  src/cpu/base.hh 4c67c26fa76e8e029214d2aadec0addf74ea34cf 
  src/cpu/base.cc 4c67c26fa76e8e029214d2aadec0addf74ea34cf 
  src/cpu/o3/O3CPU.py 4c67c26fa76e8e029214d2aadec0addf74ea34cf 
  src/cpu/o3/checker_builder.cc 4c67c26fa76e8e029214d2aadec0addf74ea34cf 
  tests/configs/realview-o3-checker.py 4c67c26fa76e8e029214d2aadec0addf74ea34cf 
  tests/configs/realview-o3-dual.py 4c67c26fa76e8e029214d2aadec0addf74ea34cf 
  tests/configs/realview-o3.py 4c67c26fa76e8e029214d2aadec0addf74ea34cf 

Diff: http://reviews.gem5.org/r/1344/diff/


Testing
-------


Thanks,

Anthony Gutierrez

_______________________________________________
gem5-dev mailing list
[email protected]
http://m5sim.org/mailman/listinfo/gem5-dev

Reply via email to