Graham,

I don't exactly know the answer to your question, but I never use split plains. Instead I use polygons for plains which are "positive" instead of "negative". I never really understood the purpose of the plain function which I find much more difficult to interpert. If I had dropped a via between two polygon boundaries, I definitely would have generated a DRC error just based on a simple clearance rule.

Dave




At 05:04 PM 12/23/2003 -0800, Graham Brown wrote:
Hi all, merry Christmas,

I have a board with an internal plane split between +5v and +30v. I inadvertently placed a via, belonging to the 30v net, right on the separating line, thereby bridging the two power nets. P99SE/SP6 did not find this during drc. Is this a limitation of Protel or of my menu-digging skills?

Graham Brown



+-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-+
| David Palombo Telephone: (818) 597-8915 x101
| Aveox Inc. Fax: (818) 597-0617
| 31324 Via Colinas, #104 e-mail: [EMAIL PROTECTED]
| Westlake Village, Ca 91362 http://www.aveox.com
+-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-+




* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/[EMAIL PROTECTED]
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *

Reply via email to