> Another question for Korey though is what if you want to model a virtually > indexed physically tagged cache where the cache and TLB accesses are > concurrent? In that case it might not be easy to guarantee that translate() > is called before read() or write().
That's a good point. I think since all this information is contained within the DynInst anyway, it wouldnt be too much of a stretch to put a bool "isTranslated" in there, and assert on that in the read & write functions. -- ---------- Korey L Sewell Graduate Student - PhD Candidate Computer Science & Engineering University of Michigan
_______________________________________________ m5-dev mailing list [email protected] http://m5sim.org/mailman/listinfo/m5-dev
