27;re using ?
And what OS ?
Rnee
Nicholas Cobb wrote:
>
> Whenever I print a PCB in Protell99SE, 8 gray rectangles are printed
> diagonally across the page. When I print a schematic or a BOM or anything
> else they don't appear. Has anyone seen this problem? Is there a fix?
Whenever I print a PCB in Protell99SE, 8 gray rectangles are printed
diagonally across the page. When I print a schematic or a BOM or anything
else they don't appear. Has anyone seen this problem? Is there a fix?
Thanks,
Nick Cobb
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To
I got one yesterday.
-Original Message-
From: Matt Daggett [mailto:[EMAIL PROTECTED]]
Sent: Wednesday, September 11, 2002 7:33 AM
To: Protel EDA Forum
Subject: [PEDA] Possible Spam...
Anyone getting possible KLEZ spam from the originating IP 64.229.233.168 and
with a return path only in
reason you don't have compact on close on?
Dennis Saputelli
Nicholas Cobb wrote:
>
> I don't have compact on close on and I get the KLUNK. Even though I too
> never noticed this.
> Nick Cobb
>
> -Original Message-
> From: Dennis Saputelli [mailto:[EMAIL PROTEC
I don't have compact on close on and I get the KLUNK. Even though I too
never noticed this.
Nick Cobb
-Original Message-
From: Dennis Saputelli [mailto:[EMAIL PROTECTED]]
Sent: Friday, September 06, 2002 3:13 PM
To: Protel EDA Forum
Subject: Re: [PEDA] KLUNK! - Whats wrong with this pictu
The window with he document manager was more then likely just resized
accidentally. Grab the left vertical bar and drag it to resize. Just like
you would with the start bar in windows.
Nick
-Original Message-
From: Rene Tschaggelar [mailto:[EMAIL PROTECTED]]
Sent: Thursday, September 05,
I know that this is off-topic, but I was wondering what everyone's opinion
about parts and vendors is? We are thinking about using this as a simple
inventory tracking and design tracking system.
Thanks,
Nick Cobb
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: ma
I figured out the problem. I had to add a rectangle around the board so that
the autorouter would initialize. Then when autorouting it placed tracks
right through the arc on the keepout layer. Why would the autorouter ignore
keepout arcs? It doesn't make any sense to me.
Nick
-Original Messa
yep
-Original Message-
From: Mark E Witherite [mailto:[EMAIL PROTECTED]]
Sent: Thursday, January 24, 2002 4:45 PM
To: Protel EDA Forum
Subject: Re: [PEDA] Autoroute error message
Do you have any arcs in your keep out layer?
At 02:13 PM 1/24/02 -0600, you wrote:
>I know I have seen this
I know I have seen this error before but I can't remember how to fix it.
When I try to start the autorouter it tells me that one or more connections
cannot be routed due to design rule violations. I have checked the border of
the board and it is fine there are no gaps and the outline is on the kee
I'm trying to place a polygon pour and I need it to follow some angles that
are at 30 degrees as well as around some arcs. Can anyone please tell me how
to do this?
Nick Cobb
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave thi
Previously when I have released a board for fab I have gotten a call about
traces that lead to nowhere. These are traces I previously routed and then
removed the component. Is there any way to check for these kind of traces in
Protel?
Nick Cobb
* * * * * * * * * * * * * * * * * * * * * * * * * *
Someone please correct me if I am wrong, but I thought that the power plane
clearance rule in the manufacturing section also included clearance from the
keepout layer around the edge of the board. So far, I have never drawn any
copper on the internal planes to keep them away from the edge of the b
***
Todays forums are sponsored by Ian Martin Limited
Engineering/Technical Placement Specialists
www.ianmartin.com
***
Fabe,
I have been routinely using over 450M of ram on the large d
All,
I have been working with Protel for the last two years and the autopan has
worked fine for me. All of a sudden, in the last couple of days, it has now
go out of control. If I drag a selection around the page I fly from one side
to the other. This is very hard to control. I adjusted th
I was wondering if there is any way to make changes in the .xls spreadsheet
BOM and have the part fields updated on the schematic.
Nick Cobb
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www
Subject: Re: [PEDA] Isolated "Island" on PCB
At 06:16 PM 8/30/01 -0500, Nicholas Cobb wrote:
> I am making a board that has internal power and ground planes and
> I would
>like to make an island that is isolated from all layers on my board. I have
>made a split plane
Everyone,
I am making a board that has internal power and ground planes and I would
like to make an island that is isolated from all layers on my board. I have
made a split plane of both the power and ground to have the isolated +5, and
isolated gnd. I just don't know how to keep the gnd
Hi All,
I was wondering if anyone can tell me how I can update sheet symbols to
reflect changes in the names of ports of the subsheet. I know that I can
delete the sheet symbol and create a new one, but it just seems like there
should be a better way.
Thanks,
Nick Cobb
* * * * * * * * *
The layer stackup legend was included with the service pack because it is
installed on my machine and I never downloaded the standalone.
Nick Cobb
-Original Message-
From: Abd ul-Rahman Lomax [mailto:[EMAIL PROTECTED]]
Sent: Monday, July 09, 2001 1:21 PM
To: Protel EDA Forum
Subject: Re:
I am having no problems with 99seSp6 and Win2k. I can run the manage
utility.
Nick Cobb
-Original Message-
From: Ken Henrich [mailto:[EMAIL PROTECTED]]
Sent: Monday, April 30, 2001 8:26 AM
To: Protel EDA Forum
Subject: Re: [PEDA] Possible Protel & Win2K conflict.
Thanks Andy
With or wi
I would stay way from advanced circuits. I had them make a board with 8 mil
trace and 8 mil space and when I got the boards back you could see that an
exacto knife was used to cut between the traces after the solder mask. It
was an LIP solder mask and I didn't have a silkscreen. I have had good lu
In a post about a month ago Mr. Lomax mentioned that leaving a CMOS input
open could cause problems on a board. Are there any references that will
help me learn the details that might cause problems like this in commercial
devices? Up to this point I have been making circuit boards that will be
Is that what happened? I had the exact same thing happen to me today. I
was starting to think that I had just never entered the information.
Nick Cobb
-Original Message-
From: TSListServer [mailto:[EMAIL PROTECTED]]On
Behalf Of Mark Geddes
Sent: Friday, March 02, 2001 4:14 PM
To: Multip
24 matches
Mail list logo