Re: [PEDA] Angled components in schematic

2004-02-17 Thread Aalt Lokhorst
Hello,

Create them  in a 45o position in the library so you can put them simply at
0, 90, 180 or 270 degree orientation on the schematic.
The pin endpoints should be on the grid.

 How do I put parts at 45o ? I am basically designing a moving message
 board, and want to place my LEDS at 45o to make it more readable for the
 matrix

==
Aalt Lokhorst
Schut Geometrische Meettechniek bv
Duinkerkenstraat 21
9723 BN Groningen
P.O. Box 5225
9700 GE Groningen
The Netherlands
Tel: +31-50-5877877
Fax: +31-50-5877899
E-mail: [EMAIL PROTECTED]
==



* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/[EMAIL PROTECTED]
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *


[PEDA] Using Excel for manipulating Protel data.

2003-10-29 Thread Aalt Lokhorst
Hello forum

Mr Lomax wrote:
When I start, I insert a field, put 1 into the first record (say that is
cell A1), put =A1+1 into the next record and fill
down. Then I select that field entirely (all records) and Copy. Then I Paste
Special/Values. I've now numbered all the records. (Again, there is likely a
faster way)

Yes there is,

Put 1 in cell A1, put 2 in cell A2, select both cells and then use the small
square in the right bottom corner to drag it as far as you wish.
See the Excel help 'Fill in a series of numbers, dates, or other items' for
more options.

I don't know about a simpe 'Select cells and collapse into one cell' option.
Anybody else?


==
Aalt Lokhorst
Schut Geometrische Meettechniek bv
Duinkerkenstraat 21
9723 BN Groningen
P.O. Box 5225
9700 GE Groningen
The Netherlands
Tel: +31-50-5877877
Fax: +31-50-5877899
E-mail: [EMAIL PROTECTED]
==



* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/[EMAIL PROTECTED]
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *


[PEDA] Print Preview problem

2003-10-20 Thread Aalt Lokhorst
Hello All,

Yesterday we had some printing problems. The problem is solved now, we had
to reinstall the PCBprint server.
We don't know why the server was 'lost'.

Have a nice weekend,

==
Aalt Lokhorst
Schut Geometrische Meettechniek bv
Duinkerkenstraat 21
9723 BN Groningen
P.O. Box 5225
9700 GE Groningen
The Netherlands
Tel: +31-50-5877877
Fax: +31-50-5877899
E-mail: [EMAIL PROTECTED]
==



* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/[EMAIL PROTECTED]
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *


[PEDA] Print Preview problem

2003-10-16 Thread Aalt Lokhorst
Hello Forum,

did someone of you ever encounter problems with the Print/Preview Function?

I'm working with Protel 99 SE (SP6) for years now and everything worked
fine. But since today the Print/Preview function doesn't work anymore. If I
click the print icon or select File/Print nothing happens at all. A funny
guy at the Protel Helpdesk told me that the problem was caused by the
printer driver I use. (HP deskjet 1100C). A strange remark kind of help
because everything worked fine until today and printing schematic files
still works fine.


==
Aalt Lokhorst
Schut Geometrische Meettechniek bv
Duinkerkenstraat 21
9723 BN Groningen
P.O. Box 5225
9700 GE Groningen
The Netherlands
Tel: +31-50-5877877
Fax: +31-50-5877899
E-mail: [EMAIL PROTECTED]
==



* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/[EMAIL PROTECTED]
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *


Re: [PEDA] Port length will not change

2002-07-03 Thread Aalt Lokhorst

Charlie long port Jenkins wrote:

 I seem to have lost the ability to manually change the length of a
schematic
 port symbol.

In the 'Preferences' settings is a checkbox 'OrCAD (TM) Ports. I think that
is what you are looking for.

Succes

Aalt Lokhorst (e-mail [EMAIL PROTECTED])

address:
  Schut Geometrische Meettechniek bv
  Duinkerkenstraat 21
  9723 BN  Groningen, The Netherlands
  tel. +31 50-5877877
  fax. +31 50-5877899




* Tracking #: 40FDD42D64786045A44FB57326293A9B62678E68
*


* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/proteledaforum@techservinc.com
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *



[PEDA] 3d-tool supplier

2002-06-19 Thread Aalt Lokhorst


Hello Waldemar,

On the site of Pro/DESKTOP there is a FAQ list and it contains the next
question/answer:
...
How long can Pro/DESKTOP Express be used?
During the software registration process Pro/DESKTOP Express users must
provide their e-mail address. At six-month intervals, PTC will contact every
registered Pro/DESKTOP Express user to inform them of the latest service
packs available for download. At this time, Pro/DESKTOP Express users must
register for a new activation key.
...

Does this mean that all my work is lost in at most six month if they decide
to stop their activity's?
Even if the software is free, then I can't take that risk.


Aalt Lokhorst (e-mail [EMAIL PROTECTED])

address:
  Schut Geometrische Meettechniek bv
  Duinkerkenstraat 21
  9723 BN  Groningen, The Netherlands
  tel. +31 50-5877877
  fax. +31 50-5877899






* Tracking #: CC9F0B157677414292FE28BEC2E5529F6B7FB66C
*


* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/proteledaforum@techservinc.com
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *



Re: [PEDA] update schematic ??

2002-05-16 Thread Aalt Lokhorst

Hello Miker,

 schematics button, went back to my schematic, and
 one component's part did not update.  however, several
 other identical components did update.

 why won't the one part of the one component update?


In the knowledge base item 1934 is a description of the internal cache in
Protel.
One line in this description is:

'This behavior means that in Protel 99 two components on a sheet can have
the same name, but have different graphic and/or text attributes'

I am curious how Protel handles the following actions:

- Place one instance from component 'XYZ' on the schematic.

- Modify the component in the library without changing the name.

- Place a second instance on the schematic. (At this moment Protel will have
two different versions of 'XYZ' in the cache)

- Modify the component in the library again and do 'Update schematic' (This
modify is needed if you want to see the effect of the update)

- The question is. Will Protel update the first, the second or both
instances from the XYZ component in the internal cache?

Maybe that is the reason that Protel gives the advice to do initially a
'Update Parts In Cache'.

If you still have the schematic with the problem then you can see what
happens if you save it in ascii. Maybe you can find two 'versions' of the
component.

I don't know what happens if you create a project library from a schematic
with two different but 'same name' components. Is it possible for Protel to
create one project library file which contains two different components with
the same name?

I would like a function which compares the components on the sheet with the
library and then generates a report with differences.

Hope i did not confuse you more...

Aalt Lokhorst (e-mail [EMAIL PROTECTED])


address:
  Schut Geometrische Meettechniek bv
  Duinkerkenstraat 21
  9723 BN  Groningen, The Netherlands
  tel. +31 50-5877877
  fax. +31 50-5877899


* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/proteledaforum@techservinc.com
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *



Re: [PEDA] FBGA fan outs with no net name

2002-04-26 Thread Aalt Lokhorst

Hello Michael,

Try placing a net label on the unused pin in the schematic. For instance
FPGA_NC001, FPGA_NC002 etc. If I recall it correct this wil result in a
netname for the unused pin. Test it before you fill the schematic with a lot
of labels. At the moment I am not in the situation to check it for you.

Good-Luck

 I am working with a design that has a large FBGA and each pad on this part
 has a via fanout from it. Not all the pads are assigned a net name on this
 FBGA. The pins that are not used have no net name and therefore the pad
has
 no net name but I am still giving it a fan out with a small connection to
 it, incase I ever need to use it. The problem is the design rules flags
all
 these. My question is there any way around this or a design rule I can set
 up that will not show these no net name fanouts/connections as a
violation?
 Thanks for anyones comments,
 Michael Biggs

Aalt Lokhorst (e-mail [EMAIL PROTECTED])

address:
  Schut Geometrische Meettechniek bv
  Duinkerkenstraat 21
  9723 BN  Groningen, The Netherlands
  tel. +31 50-5877877
  fax. +31 50-5877899

* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/proteledaforum@techservinc.com
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *



Re: [PEDA] Polygons keepouts (was Serious Bug: Polygons still c onnecting to pads...)

2002-02-13 Thread Aalt Lokhorst

Hi All,

At Wednesday, February 13, 2002 5:27 AM, Mr Lomax wrote:

 It would be interesting to examine the ASCII database. I suspect that this
 error might not persist through ASCII export/import, but I haven't tried
it.

In April 2001 I had some similar problems with a NO_NET track that was
'remembering' the previous netname.

In that situation the problem not even survived a 'Save' and 'File open'.
(See also the message from April which is included below)
I can not test it at the moment. If it is true then this will be a
workaround to get it correct after a global change.



The following text is a snip of the message which i did send to the forum at
April 2001.


I have seen a small problem, I will describe the steps to show the problem
and hope someone understands what I mean. (because my knowledge of the
english language has its limitations)

I was designing a pcb with a polygon. There are some open areas on the pcb
because I was using the 'remove dead copper' option.

When i place a track in such a 'dead copper region' and give it the the same
netname as the polygon, then Protel shows me a connection line because this
track is not connected to anything. Very good behaviour of Protel, so
continue to the next step.

If I edit the properties of this track to 'No Net' then the connection line
disappears. So far so good, everything still normal.

But now it comes, force a 'rebuild' of the polygon and see what happens. In
my situation the polygon wil fill the 'isolated area' with copper and
connects to the track. It seems that the polygon still is 'thinking' that
the trace has the same net.

Save and close the pcb file

Open the pcb file again.

Rebuild the polygon again. Now the polygon handles the trace correctly as a
'No Net' trace.

The reason that I discoverd this problem was because I wanted to block an
area for the polygon. After placing the polygon I saw that the polygon was
'leaking' between some tracks and this resulted in a useless, uggly looking,
piece of copper. I decided to place a 'layer specific keepout' track to
close the leak. In first instance this track had the same net as the polygon
because I was drawing it on top of the polygon. Then I changed the netname
of the track to 'No Net', checked the 'Keepout' mark and did a rebuild of
the polygon. The result was the described situation.


Greetings,

Aalt Lokhorst (e-mail [EMAIL PROTECTED])

address:
  Schut Geometrische Meettechniek bv
  Duinkerkenstraat 21
  9723 BN  Groningen, The Netherlands
  tel. +31 50-5877877
  fax. +31 50-5877899


* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/proteledaforum@techservinc.com
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *



Re: [PEDA] Tasking Offer

2002-02-04 Thread Aalt Lokhorst

Hello All,

Mark Richards wrote:
Just a quick poll: How many of you have not yet received the tasking tools?

I didn't receive it either. Last week I informed the 'Altium Sales  Support
Center ' in the Netherlands. They told me that they were working on it. They
were promising me that I would receive it before the end of the week. That
was last week...

I think I will receive it in the near future. I can't imagine they will
promise us the software wthout sending it. Maybe the postman was ill last
week :-)

Aalt Lokhorst (e-mail [EMAIL PROTECTED])

address:
  Schut Geometrische Meettechniek bv
  Duinkerkenstraat 21
  9723 BN  Groningen, The Netherlands
  tel. +31 50-5877877
  fax. +31 50-5877899

* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/proteledaforum@techservinc.com
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *



Re: [PEDA] Intelligent SCH and PCB components

2001-12-21 Thread Aalt Lokhorst

 Sounds like way to much confusion to me.

I don't mean that you always have to use formulas. I wrote:
  'What we need is the option of using formulas and expressions'

What I mean is that we can do the job in the usual way, but for the
exceptions and the specials it might be helpfull.

We do have the option to use Client Basic in Protel, it is not necessary to
use it, but you can do nice things with it. Take a look at the several
usefull things which are written by Brian Guralnick.
The same is true for Excel, it is possible to use it without programming and
difficult formulas, but if you take some time to learn how to use the
'difficult' things it will pay-back.

Do your production boards change that drastically from the proto? Our's
certainly don't.

No, I like proto's which are almost equal to the production type. But
sometimes we use the same PCB for 2 production types. I don't want to
remember which parts on the BOM are needed for type A and/or type B. If all
the 'inteligence' is in the schematic and components, then I don't need to
rely on my memory if the project needs a revision. The intention of the
'examples' was only to explain the idea.

I will be back at 2 januari 2002, have a Merry Christmas,

Aalt Lokhorst (e-mail [EMAIL PROTECTED])

address:
  Schut Geometrische Meettechniek bv
  Duinkerkenstraat 21
  9723 BN  Groningen, The Netherlands
  tel. +31 50-5877877
  fax. +31 50-5877899



* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/proteledaforum@techservinc.com
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *



Re: [PEDA] Schematic hetero capabilities?

2001-10-24 Thread Aalt Lokhorst

Hello all,

Wednesday, October 24, 2001 12:58 PM Douglas McDonald wrote:


 I've seen a mechanism for achieving this recently on another tool. You can
 add run-time attributes to each gate such as GROUP=FPGA1 and then during
 annotation only parts with compatible attributes can/will be put together.
 This could also be very useful for defining components in isolated regions
 ie. REGION=ISOLATED 5V or some such. I'm not sure, but I think that the
 Protel database structure should be able to handle another field(s) -
 perhaps there's a DDB expert who could comment...

I think it is already in Protel, look in the 'handbookp99se.pdf' at page
142. You can find the file at www.protel.com. The pagenumber might be
different if Protel/Altium updated the file. Look for the subject 'Preparing
the Design for PCB Layout, Grouping parts into the same physical component'.


Aalt Lokhorst (e-mail [EMAIL PROTECTED])

address:
  Schut Geometrische Meettechniek bv
  Duinkerkenstraat 21
  9723 BN  Groningen, The Netherlands
  tel. +31 50-5877877
  fax. +31 50-5877899




* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/proteledaforum@techservinc.com
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *



Re: [PEDA] Bug query?

2001-09-17 Thread Aalt Lokhorst

 If i turn the top layer on (which i'm not using) 

I think your through hole components are placed on the toplayer.

Aalt Lokhorst (e-mail [EMAIL PROTECTED])

address:
  Schut Geometrische Meettechniek bv
  Duinkerkenstraat 21
  9723 BN  Groningen, The Netherlands
  tel. +31 50-5877877
  fax. +31 50-5877899

* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/proteledaforum@techservinc.com
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *



Re: [PEDA] Which library is used in UpdatePCB

2001-07-17 Thread Aalt Lokhorst

Gisbert Auge Wrote:
But  for normal working
 situations why not organise libraries in a way, that there are no
different
 footprints with the same name in the PCB libraries? This avoids any
 unwanted effects of this kind from the very beginning.

In theory very nice but the practical situation is sometimes different

My sheet symbols have some 'default' footprints, this makes schematic
drawing easy. If I place a 74HCT00 device I have two 'default' footprint
fields 'DIP14' and 'SO14'.
A lot of other stuff is also using the same footprint.

Suppose that I change something in the PCB footprint then I have two
options.
-1- Save the changed footprint to another name and all the default footprint
names in the schematic symbols are useless.

-2- Change the component without changing the name, and live with the fact
that there is a possibility to have two different components with the same
name in the library cache.

If the footprint is changed because there is a real problem with the old
version, wrong dimensions or something, then I don't like option 1.
It means that the wrong footprint is still available. Even if you delete it
from the library then it might pop up from an old design and getting into
the cache.

There is an item in the knowledge base at www.protel.com

Protel Knowledge Base Item ID: 1934
How does the component cache in Protel 99's schematic editor differ from
previous versions?

In Protel 99 all the component attributes' are compared as the components
are being added to the cache, including the component name, graphic and text
fields. If the components are not identical in every detail then both are
included in the cache. This behavior means that in Protel 99 two components
on a sheet can have the same name, but have different graphic and/or text
attributes.


It would be nice if Protel could give a warning if this situation occurs. It
is not always a problem but I want to be aware of it when it happens.
It would be even nicer if there is also an option to compare the internal
cache and the library files.

Suppose that I add some details to the silkscreen of a footprint to make it
look nicer. Such a change is not critical for a design. I don't want to make
changes in 'old' designs, but if I make a revision then I want to 'update'
the 'old' footprint to the new 'nice-looking' one.

If Protel could give a report option to compare the cache against the
library, after loading a design, then it could point us the components which
have the same name but are not completely identical.

[Dream mode on]

  Load a file into Protel

  Start 'report library component compare'

  Protel reports:  library component 'X' found # times. Version 1.5 and
Version 1.6
  Do you want to show them in overlay mode and highlight differences?

  After checking the differences, choose  'Update all instances to new
version' or 'Update selection to new version' or 'Cancel'

[Dream mode off]



Aalt Lokhorst (e-mail [EMAIL PROTECTED])

address:
  Schut Geometrische Meettechniek bv
  Duinkerkenstraat 21
  9723 BN  Groningen, The Netherlands
  tel. +31 50-5877877
  fax. +31 50-5877899
- Original Message -
From: [EMAIL PROTECTED]
To: Protel EDA Forum [EMAIL PROTECTED]
Sent: Tuesday, July 17, 2001 10:04 AM
Subject: Re: [PEDA] Which library is used in UpdatePCB



* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*  - or email -
* mailto:[EMAIL PROTECTED]?body=leave%20proteledaforum
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Browse or Search previous postings:
* http://www.mail-archive.com/proteledaforum@techservinc.com
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *



Re: [PEDA] Cannot get 'Complex - Simple' hierarchy working.

2001-05-07 Thread Aalt Lokhorst

Hello Jim,


 I have a basic 2 sheet schematic - a master  a simple module.  The master
 sheet references 27 copies of the module schematic (create symbol from
 sheet) and each module requires unique port (symbol I/O) references to be
 daisy-chained together in a systematic way on the master sheet to complete
 an electrically accurate drawing.

I never done this but I have seen some documentation on the Protel site
which might help you.

http://www.protel.com/earticles/index.html
This location provides several pieces of information for schematic, pcb etc.

http://www.protel.com/etech/prod_doc.htm
You can download the complete handbook from this page, it contains more
information than the 'standard' Protel99 manual.
There are also some other documents.

In the past I downloaded a file called 'hierarchy.pdf'. I don't know where
you can download this file at the moment. It is a file of 118kB.
If you are interested I can mail it to your personal e-mail address.

Succes.

Aalt Lokhorst (e-mail [EMAIL PROTECTED])

address:
  Schut Geometrische Meettechniek bv
  Duinkerkenstraat 21
  9723 BN  Groningen, The Netherlands
  tel. +31 50-5877877
  fax. +31 50-5877899



* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To join or leave this list visit:
* http://www.techservinc.com/protelusers/subscrib.html
*  - or email -
* mailto:[EMAIL PROTECTED]?body=leave%20proteledaforum
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *



[PEDA] Change track to 'No Net' is not recognized by polygon rebuild

2001-05-07 Thread Aalt Lokhorst

Hello World,

I have seen a small problem, I will describe the steps to show the problem
and hope someone understands what I mean. (because my knowledge of the
english language has its limitations)

I was designing a pcb with a polygon. There are some open areas on the pcb
because I was using the 'remove dead copper' option.

When i place a track in such a 'dead copper region' and give it the the same
netname as the polygon, then Protel shows me a connection line because this
track is not connected to anything. Very good behaviour of Protel, so
continue to the next step.

If I edit the properties of this track to 'No Net' then the connection line
disappears. So far so good, everything still normal.

But now it comes, force a 'rebuild' of the polygon and see what happens. In
my situation the polygon wil fill the 'isolated area' with copper and
connects to the track. It seems that the polygon still is 'thinking' that
the trace has the same net.

Save and close the pcb file

Open the pcb file again.

Rebuild the polygon again. Now the polygon handles the trace correctly as a
'No Net' trace.

The reason that I discoverd this problem was because I wanted to block an
area for the polygon. After placing the polygon I saw that the polygon was
'leaking' between some tracks and this resulted in a useless, uggly looking,
piece of copper. I decided to place a 'layer specific keepout' track to
close the leak. In first instance this track had the same net as the polygon
because I was drawing it on top of the polygon. Then I changed the netname
of the track to 'No Net', checked the 'Keepout' mark and did a rebuild of
the polygon. The result was the described situation.

The problem is easy to solve, use the menu Place=Keepout=Track. This
results directly in a 'No Net / keepout' track

Nevertheless I mention the small problem because if we don't mention any
problems then Protel cannot solve them.
We know that Protel is listening to us and that is a very good situation.

Goodluck all,

Aalt Lokhorst (e-mail [EMAIL PROTECTED])

address:
  Schut Geometrische Meettechniek bv
  Duinkerkenstraat 21
  9723 BN  Groningen, The Netherlands
  tel. +31 50-5877877
  fax. +31 50-5877899


* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To join or leave this list visit:
* http://www.techservinc.com/protelusers/subscrib.html
*  - or email -
* mailto:[EMAIL PROTECTED]?body=leave%20proteledaforum
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *



Re: [PEDA] Bug - Move Selection (and flipping layers) SP6

2001-05-07 Thread Aalt Lokhorst

Hello Ian,

 6) See that tracks and free surface pads are missing.
 7) Alt-BkSpace (Undo)
 8) See that tracks are still missing after the undo operation.

Try pressing the 'End' key if you think the screen is incomplete. This will
redraw the screen.

Aalt Lokhorst (e-mail [EMAIL PROTECTED])

address:
  Schut Geometrische Meettechniek bv
  Duinkerkenstraat 21
  9723 BN  Groningen, The Netherlands
  tel. +31 50-5877877
  fax. +31 50-5877899
- Original Message -
From: Ian Wilson [EMAIL PROTECTED]
To: [EMAIL PROTECTED]
Sent: Thursday, April 05, 2001 2:32 PM
Subject: [PEDA] Bug - Move Selection (and flipping layers) SP6




* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To join or leave this list visit:
* http://www.techservinc.com/protelusers/subscrib.html
*  - or email -
* mailto:[EMAIL PROTECTED]?body=leave%20proteledaforum
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *



Re: [PEDA] Bug - Move Selection (and flipping layers) SP6

2001-05-07 Thread Aalt Lokhorst

Ian Wrote:
 I should have been more explicit and anticipated this.  Redrawing the
 screen does not help. The tracks are not displayed. In fact if you know
 where one is you can double click and bring up its properties.  If you
then
 change its layer (to any other layer) it will then display correctly.

 The error is some sort of incomplete iteration of the linked lists or
 whatever in the display routines, at least this is what it looks like.

 Ian

Hello Ian,

Now I understand what you mean.

I see the 'hooroo' greeting as long as i can remember so i was wondering how
it was possible that such an Protel expert did not know about the redraw
'End' key. I should know better before answering with this response.

Sorry


Aalt Lokhorst (e-mail [EMAIL PROTECTED])

address:
  Schut Geometrische Meettechniek bv
  Duinkerkenstraat 21
  9723 BN  Groningen, The Netherlands
  tel. +31 50-5877877
  fax. +31 50-5877899





* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To join or leave this list visit:
* http://www.techservinc.com/protelusers/subscrib.html
*  - or email -
* mailto:[EMAIL PROTECTED]?body=leave%20proteledaforum
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *



Re: [PEDA] Arc's in the keepout

2001-05-07 Thread Aalt Lokhorst

Hello all,

David Cary wrote:
 Just a work-around until Protel fixes this bug: Put temporary keep-out
 ``traces'' (a bunch of short, straight lines that approximate the curve)
around
 the edge of the board, and leave them there.
 Click the KeepOutLayer tab near the bottom of the screen,
 then  P (Place) T (Interactive Routing) , click on one end of the curve,
hit
 Ctrl+Spacebar until you get the straight-line mode, then click click click
on a
 few points along the curve; after you hit the end, Esc Esc. I've been
told
 that early versions of Autocad couldn't draw true circles -- it drew 32
sided
 polygons instead -- but most people never noticed that the circles
weren't
 true circles.

Ik think it is also possible to photoplot the arc to a gerber file and use
the option 'Use software arcs'.
This option could be found in the 'advanced tab' of the Gerber setup.
The arc will be replaced by short straight line segments.
The gerber file could be imported back into the pcb.

This is not my own idea, in the past it was mentioned by someone on the
forum.

Let's do it together, the forum is great!

Aalt Lokhorst (e-mail [EMAIL PROTECTED])

address:
  Schut Geometrische Meettechniek bv
  Duinkerkenstraat 21
  9723 BN  Groningen, The Netherlands
  tel. +31 50-5877877
  fax. +31 50-5877899



* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To join or leave this list visit:
* http://www.techservinc.com/protelusers/subscrib.html
*  - or email -
* mailto:[EMAIL PROTECTED]?body=leave%20proteledaforum
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *