gem5-users  

Messages by Thread

• [m5-users] How to test simulator? wagner meneguzzi pinto
• [m5-users] Simulation error Omar Kahwwaji
  • Re: [m5-users] Simulation error Gabriel Michael Black
  • Re: [m5-users] Simulation error Omar Kahwwaji
  • Re: [m5-users] Simulation error Steve Reinhardt
  • Re: [m5-users] Simulation error Omar Kahwaji
  • Re: [m5-users] Simulation error Gabriel Michael Black
  • Re: [m5-users] Simulation error omar kahwaji
  • Re: [m5-users] Simulation error Gabriel Michael Black
  • Re: [m5-users] Simulation error omar kahwaji
  • Re: [m5-users] Simulation error Gabriel Michael Black
  • [m5-users] compile problem 赵鹏
  • Re: [m5-users] compile problem Gabe Black
  • Re: [m5-users] Simulation error Omar Kahwaji
  • Re: [m5-users] Simulation error Omar Kahwaji
• [m5-users] Mailing list etiquette Gabe Black
• [m5-users] Possible cache coherence bug Lesha Jolondz
  • Re: [m5-users] Possible cache coherence bug Steve Reinhardt
  • Re: [m5-users] Possible cache coherence bug Lesha Jolondz
  • Re: [m5-users] Possible cache coherence bug Steve Reinhardt
• [m5-users] a question about using checkpoint Veydan Wu
  • Re: [m5-users] a question about using checkpoint Lide Duan
  • Re: [m5-users] a question about using checkpoint Veydan Wu
  • Re: [m5-users] a question about using checkpoint Lide Duan
  • Re: [m5-users] a question about using checkpoint Lide Duan
• [m5-users] a question about system call Veydan Wu
  • Re: [m5-users] a question about system call Gabe Black
• [m5-users] Parameter of scons wagner meneguzzi pinto
  • Re: [m5-users] Parameter of scons Gabe Black
  • Re: [m5-users] Parameter of scons wagner meneguzzi pinto
  • Re: [m5-users] Parameter of scons Gabe Black
• [m5-users] How to test simulator M5? wagner meneguzzi pinto
• [m5-users] M5, sunitha p has invited you to open a Gmail account sunitha p
• [m5-users] cache partitioning sunitha p
• [m5-users] Running Splash2 in FS mode with multithreading ziad abuowaimer
  • Re: [m5-users] Running Splash2 in FS mode with multithreading Lide Duan
  • Re: [m5-users] Running Splash2 in FS mode with multithreading ziad abuowaimer
  • Re: [m5-users] Running Splash2 in FS mode with multithreading Lide Duan
• [m5-users] Problems with m5.debug.bin wagner meneguzzi pinto
  • Re: [m5-users] Problems with m5.debug.bin Gabe Black
  • Re: [m5-users] Problems with m5.debug.bin wagner meneguzzi pinto
  • Re: [m5-users] Problems with m5.debug.bin Gabe Black
  • [m5-users] Testing simulator M5 wagner meneguzzi pinto
• [m5-users] O3CPU branch predictor speculation level Glenn Ko
  • Re: [m5-users] O3CPU branch predictor speculation level Ali Saidi
• [m5-users] Alpha cross-compiler fails to compile 483.xalancbmk zhanglunkai
• [m5-users] h/w locking mechanisms implemented in Ruby for X86 timing model dibakar gope
  • Re: [m5-users] h/w locking mechanisms implemented in Ruby for X86 timing model Gabe Black
  • Re: [m5-users] h/w locking mechanisms implemented in Ruby for X86 timing model Dibakar Gope
• [m5-users] DRAMSim integration with m5 Omar Kahwaji
• [m5-users] about dramsim with M5 赵鹏
  • Re: [m5-users] about dramsim with M5 Omar Kahwaji
• [m5-users] Identifying application instructions under ALPHA_FS Lide Duan
  • Re: [m5-users] Identifying application instructions under ALPHA_FS George Tz.
  • Re: [m5-users] Identifying application instructions under ALPHA_FS Malek Musleh
  • Re: [m5-users] Identifying application instructions under ALPHA_FS Lide Duan
  • Re: [m5-users] Identifying application instructions under ALPHA_FS Lide Duan
  • Re: [m5-users] Identifying application instructions under ALPHA_FS George Tz.
  • Re: [m5-users] Identifying application instructions under ALPHA_FS George Tz.
  • Re: [m5-users] Identifying application instructions under A LPHA_FS Ali Saidi
  • Re: [m5-users] Identifying application instructions under ALPHA_FS Lide Duan
  • Re: [m5-users] Identifying application instructions under ALPHA_FS Ali Saidi
• [m5-users] spec2000 and spec2006 虞保忠
  • Re: [m5-users] spec2000 and spec2006 Ali Saidi
• [m5-users] Re : Re: m5-users Digest, Vol 51, Issue 31 : Re: Error Creating a disk image using PTXDIST Ong Wen Jian
  • Re: [m5-users] Re : Re: m5-users Digest, Vol 51, Issue 31 : Re: Error Creating a disk image using PTXDIST Ali Saidi
• [m5-users] SPEC20000, SPEC2006 20921187
• [m5-users] Help sunitha p
  • [m5-users] help Sudhanshu Bodawala
  • Re: [m5-users] help Gabe Black
  • Re: [m5-users] help Sudhanshu Bodawala
  • Re: [m5-users] help Gabriel Michael Black
• [m5-users] how to build ALPHA_SE pthread based program by myself? Dave
  • Re: [m5-users] how to build ALPHA_SE pthread based program by myself? sunitha p
  • Re: [m5-users] how to build ALPHA_SE pthread based program by myself? Steve Reinhardt
• [m5-users] Need Help Building M5 Simran Basi
  • Re: [m5-users] Need Help Building M5 Gabriel Michael Black
• [m5-users] SurgeStandard never end Ying Zhang
  • Re: [m5-users] SurgeStandard never end Ali Saidi
• [m5-users] Cache memory access patterns sunitha p
  • [m5-users] Fwd: Cache memory access patterns sunitha p
• [m5-users] modeling a small network in M5 Ying Zhang
  • Re: [m5-users] modeling a small network in M5 Gabe Black
• [m5-users] Multiple-system simulation Lide Duan
  • Re: [m5-users] Multiple-system simulation Steve Reinhardt
• [m5-users] error helpme Sudhanshu Bodawala
  • Re: [m5-users] error helpme Ali Saidi
• [m5-users] m5-users Digest, Vol 51, Issue 31 : Re: Error Creating a disk image using PTXDIST Ong Wen Jian
  • Re: [m5-users] m5-users Digest, Vol 51, Issue 31 : Re: Error Creating a disk image using PTXDIST Ali Saidi
  • Re: [m5-users] m5-users Digest, Vol 51, Issue 31 : Re: Error Creating a disk image using PTXDIST Omar Kahwwaji
• [m5-users] Slow build - a scons issue? Matthew Horsnell
  • Re: [m5-users] Slow build - a scons issue? nathan binkert
• [m5-users] Error Creating a disk image using PTXDIST Omar Kahwaji
  • Re: [m5-users] Error Creating a disk image using PTXDIST Ali Saidi
  • Re: [m5-users] Error Creating a disk image using PTXDIST Omar Kahwaji
  • Re: [m5-users] Error Creating a disk image using PTXDIST Ali Saidi
  • [m5-users] Error Creating a disk image using PTXDIST Ong Wen Jian
  • Re: [m5-users] Error Creating a disk image using PTXDIST Navid Nishit
• [m5-users] dramsim with m5 biswabandan panda
• [m5-users] stats of moesi coherence protocol biswabandan panda
• [m5-users] How to actually change the cache config Yu Licheng
  • Re: [m5-users] How to actually change the cache config Gabriel Michael Black
• [m5-users] HELP NEEDED ... about cache block status Weixun Wang
  • Re: [m5-users] HELP NEEDED ... about cache block status Weixun Wang
  • Re: [m5-users] HELP NEEDED ... about cache block status Steve Reinhardt
  • Re: [m5-users] HELP NEEDED ... about cache block status Weixun Wang
• [m5-users] getting zeros in multicores with splash biswabandan panda
  • Re: [m5-users] getting zeros in multicores with splash Steve Reinhardt
  • Re: [m5-users] getting zeros in multicores with splash biswabandan panda
  • Re: [m5-users] getting zeros in multicores with splash Steve Reinhardt
  • Re: [m5-users] getting zeros in multicores with splash biswabandan panda
  • Re: [m5-users] getting zeros in multicores with splash Steve Reinhardt
  • Re: [m5-users] getting zeros in multicores with splash biswabandan panda
  • Re: [m5-users] getting zeros in multicores with splash Steve Reinhardt
  • Re: [m5-users] getting zeros in multicores with splash biswabandan panda
  • Re: [m5-users] getting zeros in multicores with splash Ali Saidi
  • Re: [m5-users] getting zeros in multicores with splash Steve Reinhardt
  • Re: [m5-users] getting zeros in multicores with splash biswabandan panda
• [m5-users] splash2 with m5beta6 biswabandan panda
  • Re: [m5-users] splash2 with m5beta6 Gabe Black
  • Re: [m5-users] splash2 with m5beta6 biswabandan panda
  • Re: [m5-users] splash2 with m5beta6 Gabe Black
  • Re: [m5-users] splash2 with m5beta6 biswabandan panda
  • Re: [m5-users] splash2 with m5beta6 Lide Duan
  • Re: [m5-users] splash2 with m5beta6 biswabandan panda
  • Re: [m5-users] splash2 with m5beta6 Lide Duan
  • Re: [m5-users] splash2 with m5beta6 biswabandan panda
  • Re: [m5-users] splash2 with m5beta6 Lide Duan
  • Re: [m5-users] splash2 with m5beta6 biswabandan panda
• Re: [m5-users] Potential deadlock in O3CPU lead some of the benchmark running without termination. Ali Saidi
  • Re: [m5-users] Potential deadlock in O3CPU lead some of the benchmark running without termination. Liang Wang
  • Re: [m5-users] Potential deadlock in O3CPU lead some of the benchmark running without termination. Ali Saidi
  • Re: [m5-users] Potential deadlock in O3CPU lead some of the benchmark running without termination. Liang Wang
  • Re: [m5-users] Potential deadlock in O3CPU lead some of the benchmark running without termination. Gabe Black
• [m5-users] What is a reasonable size for memory under ALPHA_FS? Lide Duan
  • Re: [m5-users] What is a reasonable size for memory under ALPHA_FS? Gabriel Michael Black
  • Re: [m5-users] What is a reasonable size for memory under ALPHA_FS? Steve Reinhardt
  • Re: [m5-users] What is a reasonable size for memory under ALPHA_FS? Joel Hestness
• [m5-users] NoopMachInst error in m5.opt build for O3CPU model (X86_FS) dibakar gope
  • Re: [m5-users] NoopMachInst error in m5.opt build for O3CPU model (X86_FS) Gabe Black
• [m5-users] page table fault during splash2 biswabandan panda
  • Re: [m5-users] page table fault during splash2 Gabe Black
• [m5-users] segmentation fault in m5 biswabandan panda
• [m5-users] Changing O3CPU pipeline depth Glenn Ko
  • Re: [m5-users] Changing O3CPU pipeline depth Steve Reinhardt
  • Re: [m5-users] Changing O3CPU pipeline depth Glenn Ko
  • Re: [m5-users] Changing O3CPU pipeline depth Steve Reinhardt
• [m5-users] want to assign different workload to different cpu biswabandan panda
• [m5-users] Question about cache miss statistics for spec 2006 benchmarks Zhe Wang
  • Re: [m5-users] Question about cache miss statistics for spec 2006 benchmarks Steve Reinhardt
• [m5-users] different workloads to different cpus in run.py of splash2 biswabandan panda
• [m5-users] Unimplemented trap to OS Gustavo Henrique Nihei
  • Re: [m5-users] Unimplemented trap to OS Gabe Black
  • Re: [m5-users] Unimplemented trap to OS Gustavo Henrique Nihei
• [m5-users] question about cache and bus Zhe Wang
• [m5-users] Boot linux kernel with M5 simulator on X86 platform Ong Wen Jian
• [m5-users] coherence protocol statistics biswabandan panda
• [m5-users] How to make a checkpoint before the region of interest (FS mode)? Lide Duan
  • Re: [m5-users] How to make a checkpoint before the region of interest (FS mode)? Lide Duan
  • Re: [m5-users] How to make a checkpoint before the region o f interest (FS mode)? Ali Saidi
  • Re: [m5-users] How to make a checkpoint before the region of interest (FS mode)? Lide Duan
  • Re: [m5-users] How to make a checkpoint before the region o f interest (FS mode)? Ali Saidi
• [m5-users] Error with dcache block size = 4 Glenn Ko
  • Re: [m5-users] Error with dcache block size = 4 Steve Reinhardt
  • Re: [m5-users] Error with dcache block size = 4 Gabe Black
  • Re: [m5-users] Error with dcache block size = 4 Steve Reinhardt
  • Re: [m5-users] Error with dcache block size = 4 Gabe Black
  • Re: [m5-users] Error with dcache block size = 4 Glenn Ko
  • Re: [m5-users] Error with dcache block size = 4 Gabe Black
  • Re: [m5-users] Error with dcache block size = 4 Glenn Ko
• [m5-users] Signals Joe Gross
  • Re: [m5-users] Signals Gabe Black
  • Re: [m5-users] Signals Joe Gross
  • Re: [m5-users] Signals nathan binkert
  • [m5-users] StoreCond Assertion Error with 4 CPU and L3 Cache Joe Gross
  • Re: [m5-users] StoreCond Assertion Error with 4 CPU and L3 Cache Steve Reinhardt
  • Re: [m5-users] StoreCond Assertion Error with 4 CPU and L3 Cache Joe Gross
• [m5-users] segmentation fault biswabandan panda
• [m5-users] cache configuration in m5 b.3 biswabandan panda
• [m5-users] Splash2 problems in FS mode Omar Kahwaji
• [m5-users] coherence protocols evaluation biswabandan panda
  • Re: [m5-users] coherence protocols evaluation Ali Saidi
• [m5-users] Splash2 on FS mode Alex
  • Re: [m5-users] Splash2 on FS mode Steve Reinhardt
  • Re: [m5-users] Splash2 on FS mode Omar Kahwaji
  • Re: [m5-users] Splash2 on FS mode gdanskamir
• [m5-users] cache coherence protocols in m5 biswabandan panda
  • Re: [m5-users] cache coherence protocols in m5 Ali Saidi
  • Re: [m5-users] cache coherence protocols in m5 biswabandan panda
• [m5-users] m5 getting zeros biswabandan panda
• [m5-users] Segmentation Fault with ALPHA_SE Syed Shazli
  • Re: [m5-users] Segmentation Fault with ALPHA_SE Ali Saidi
  • Re: [m5-users] Segmentation Fault with ALPHA_SE Syed Shazli
• [m5-users] Increasing Memory Size in FS leads to kernel panic Fabian Oboril
  • Re: [m5-users] Increasing Memory Size in FS leads to kernel panic Ali Saidi
• [m5-users] Modifying SPARC_SE model for SPARC V8 Glenn Ko
  • [m5-users] Modifying SPARC_SE model for SPARC V8 Glenn Ko
  • Re: [m5-users] Modifying SPARC_SE model for SPARC V8 Gedare Bloom
  • Re: [m5-users] Modifying SPARC_SE model for SPARC V8 Ali Saidi
• [m5-users] External statistics gathering API Matthew Horsnell

• Earlier messages
• Later messages