Anand,
you are asking questions to which the answers shall be as varied as
the number of respondents. The answers will of course be based upon the
environments where the designers work. Some designers are actually EEs and
they do all the design including PCBs, some are EEs but only do the circuit
design and turn the PCB over to the PCB layout person, some are only PCB
designers that don't touch schematics at all. See the problem with an answer
to your question. There is no one answer. The responsibility will be as
equally diverse as the particular environments.
In our shop, I am the PCB designer. I am also responsible for CAD
library generation/maintenance, schematic entry, BOM generation and PCB
design. However I do not design the circuits. The Engineers are responsible
for the overall design. Our circuits are microwave circuits so Protel is
useless for simulation or other integrity verification.
Sincerely,
Brad Velander.
Lead PCB Designer
Norsat International Inc.
Microwave Products
Tel (604) 292-9089 (direct line)
Fax (604) 292-9010
email: [EMAIL PROTECTED]
http://www.norsat.com
Norsat's Microwave Products Division has now achieved ISO 9001:2000
certification
> -----Original Message-----
> From: Anand Kulkarni [mailto:[EMAIL PROTECTED]]
> Sent: Monday, August 26, 2002 1:22 PM
> To: PROTEL USER Group
> Subject: [PEDA] (No Subject)
>
>
> Hi all,
> I am currently designing a printed circuit board in which the
> main part is a XILINX FPGA.
>
> What I want to know is: (please read on)
>
> Upon completion of the schematics of the board design
> do PCB designers do anything to verify the correctness of the board
> schematics ....like simulation ?
>
> Especially where something complex like a XILINX FPGA is involved.
>
> -------------------OR--------------------
>
> do PCB designers simply trust the correctness of the
> schematic and proceed with PCB placement and routing ?
>
> In short ,is any board-level simulation (involving SPICE
> models or something similar) done before fabrication of the board ?
>
> please do reply,
> thanks and regards,
>
> Anand Kulkarni
************************************************************************
* Tracking #: AF1C1D938208214FBB19C969E099D53FCF4343EC
*
************************************************************************
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/proteledaforum@techservinc.com
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
