m5-users  

Messages by Date

• 2006/04/13 Re: [m5sim-users] Checkpoint usage Steve Reinhardt
• 2006/04/13 [m5sim-users] Checkpoint usage Lisa Hsu
• 2006/04/13 [m5sim-users] Bonjour Marie Laure A . Billard
• 2006/04/12 Re: [m5sim-users] Checkpoint usage Richard R. Zhang
• 2006/04/11 Re: [m5sim-users] Checkpoint usage Lisa Hsu
• 2006/04/11 [m5sim-users] Checkpoint usage zhangrui
• 2006/04/10 [m5sim-users] help new to m5 justin kemp
• 2006/04/07 Re: [m5sim-users] Syscall Emulation Memory Ronald George Dreslinski Jr
• 2006/04/07 Re: [m5sim-users] Syscall Emulation Memory Mishali Naik
• 2006/04/06 Re: [m5sim-users] Syscall Emulation Memory Steve Reinhardt
• 2006/04/06 [m5sim-users] please reply as soon as possible haribabuv
• 2006/04/06 Re: [m5sim-users] M5 switchcpu fails, periods and diff. between DetailedCPU/CacheCPU Lisa Hsu
• 2006/04/05 [m5sim-users] Syscall Emulation Memory Mishali Naik
• 2006/04/05 [m5sim-users] hi haribabuv
• 2006/04/04 Re: [m5sim-users] Creating new (larger) disk image for FS workload Lisa Hsu
• 2006/04/04 [m5sim-users] Creating new (larger) disk image for FS workload Adam Kaplan
• 2006/04/04 Re: [m5sim-users] M5 switchcpu fails, periods and diff. between DetailedCPU/CacheCPU Ali Saidi
• 2006/04/04 Re: [m5sim-users] M5 switchcpu fails, periods and diff. between DetailedCPU/CacheCPU Lisa Hsu
• 2006/04/04 Re: [m5sim-users] M5 switchcpu fails, periods and diff. between DetailedCPU/CacheCPU Steve Reinhardt
• 2006/04/04 Re: [m5sim-users] M5 switchcpu fails, periods and diff. between DetailedCPU/CacheCPU Kevin Lim
• 2006/03/31 [m5sim-users] M5 switchcpu fails, periods and diff. between DetailedCPU/CacheCPU Edmond Coté
• 2006/03/30 Re: [m5sim-users] help Lisa Hsu
• 2006/03/30 [m5sim-users] help Bushra Ahsan
• 2006/03/23 Re: [m5sim-users] simple multitasking Lisa Hsu
• 2006/03/23 Re: [m5sim-users] simple multitasking Lisa Hsu
• 2006/03/22 Re: [m5sim-users] simple multitasking Philip Machanick
• 2006/03/19 Re: [m5sim-users] Error in tests Steve Reinhardt
• 2006/03/19 Re: [m5sim-users] Error in tests Jeff
• 2006/03/19 [m5sim-users] Error in tests Bushra Ahsan
• 2006/03/18 Re: [m5sim-users] Error in tests Steve Reinhardt
• 2006/03/18 [m5sim-users] Error in tests Bushra Ahsan
• 2006/03/16 Re: [m5sim-users] help with running the tests Steve Reinhardt
• 2006/03/16 [m5sim-users] help with running the tests Bushra Ahsan
• 2006/03/13 Re: [m5sim-users] Doubts regarding register renaming in M5 Shruti Karbhari
• 2006/03/13 Re: [m5sim-users] Doubts regarding register renaming in M5 Kevin Lim
• 2006/03/13 Re: [m5sim-users] simple multitasking Steve Reinhardt
• 2006/03/12 Re: [m5sim-users] simple multitasking Philip Machanick
• 2006/03/12 [m5sim-users] Doubts regarding register renaming in M5 Shruti Karbhari
• 2006/03/11 Re: [m5sim-users] simple multitasking Philip Machanick
• 2006/03/11 Re: [m5sim-users] Question on SoftwarePrefetchPolicy Steve Reinhardt
• 2006/03/11 Re: [m5sim-users] LL-SC instructions Steve Reinhardt
• 2006/03/10 [m5sim-users] Question on SoftwarePrefetchPolicy Magic Zheng
• 2006/03/10 Re: [m5sim-users] LL-SC instructions Jeff
• 2006/03/10 Re: [m5sim-users] LL-SC instructions Jeff
• 2006/03/10 Re: [m5sim-users] LL-SC instructions Jeff
• 2006/03/10 Re: [m5sim-users] LL-SC instructions Steve Reinhardt
• 2006/03/10 Re: [m5sim-users] LL-SC instructions Jeff
• 2006/03/10 Re: [m5sim-users] LL-SC instructions Steve Reinhardt
• 2006/03/10 Re: [m5sim-users] LL-SC instructions Jeff
• 2006/03/10 [m5sim-users] LL-SC instructions Jeff
• 2006/03/10 [m5sim-users] simple multitasking Lisa Hsu
• 2006/03/10 Re: [m5sim-users] simple multitasking Steve Reinhardt
• 2006/03/10 Re: [m5sim-users] warmup caches Steve Reinhardt
• 2006/03/10 [m5sim-users] warmup caches Filip Hellebaut
• 2006/03/09 Re: [m5sim-users] simple multitasking Philip Machanick
• 2006/03/09 Re: [m5sim-users] prefetch arguments Ronald George Dreslinski Jr
• 2006/03/09 Re: [m5sim-users] simple multitasking Steve Reinhardt
• 2006/03/08 [m5sim-users] simple multitasking Philip Machanick
• 2006/03/07 [m5sim-users] prefetch arguments Sean Rul
• 2006/03/05 Re: [m5sim-users] ALPHA_SE: struct pre_F64_stat Ali Saidi
• 2006/03/04 [m5sim-users] ALPHA_SE: struct pre_F64_stat Jos Delbar
• 2006/03/04 [m5sim-users] statFunc return value Jos Delbar
• 2006/03/03 Re: [m5sim-users] BlockingBuffer::squash Steve Reinhardt
• 2006/03/03 Re: [m5sim-users] Floating point exception in m5.opt Steve Reinhardt
• 2006/02/28 [m5sim-users] BlockingBuffer::squash Jos Delbar
• 2006/02/23 [m5sim-users] Floating point exception in m5.opt Shruti Karbhari
• 2006/02/23 Re: [m5sim-users] implementing syscall, memory consistency Jeff
• 2006/02/23 Re: [m5sim-users] implementing syscall, memory consistency Steve Reinhardt
• 2006/02/22 Re: [m5sim-users] implementing syscall, memory consistency Jeff
• 2006/02/22 Re: [m5sim-users] implementing syscall, memory consistency Steve Reinhardt
• 2006/02/22 [m5sim-users] implementing syscall, memory consistency Jeff
• 2006/02/17 Re: [m5sim-users] Compiling patched M5 kernel Nathan Binkert
• 2006/02/17 [m5sim-users] Compiling patched M5 kernel Edmond Coté
• 2006/02/15 Re: [m5sim-users] MAX CPUs in ALPHA_FS mode Ali Saidi
• 2006/02/15 Re: [m5sim-users] MAX CPUs in ALPHA_FS mode Steve Reinhardt
• 2006/02/15 [m5sim-users] MAX CPUs in ALPHA_FS mode Jeff
• 2006/02/15 Re: [m5sim-users] how to assign a distinct program to each thread on ALPHA_SE Steve Reinhardt
• 2006/02/15 [m5sim-users] how to assign a distinct program to each thread on ALPHA_SE Zhang zhibin
• 2006/02/15 Re: [m5sim-users] Sampling with warm caches Filip . Hellebaut
• 2006/02/14 Re: [m5sim-users] Sampling with warm caches Jos Delbar
• 2006/02/14 [m5sim-users] Sampling with warm caches Filip . Hellebaut
• 2006/02/13 Re: [m5sim-users] ALPHA_SE splash-2 execution Jeff
• 2006/02/13 Re: [m5sim-users] ALPHA_SE splash-2 execution Steve Reinhardt
• 2006/02/13 [m5sim-users] ALPHA_SE splash-2 execution Jorge M. Kobayashi
• 2006/02/12 Re: [m5sim-users] Detailed Mode Checkpointing Steve Reinhardt
• 2006/02/12 [m5sim-users] Detailed Mode Checkpointing James Michael Poe II
• 2006/02/11 Re: [m5sim-users] Sampler support in ALPHA_FS Steve Reinhardt
• 2006/02/10 Re: [m5sim-users] Sampler support in ALPHA_FS Jeff
• 2006/02/10 Re: [m5sim-users] Sampler support in ALPHA_FS Lisa Hsu
• 2006/02/09 [m5sim-users] Sampler support in ALPHA_FS Jeff
• 2006/02/09 [m5sim-users] does FFT work on ALPHA_SE detailed mode? Jeff
• 2006/02/01 Re: [m5sim-users] sampling and switching Steve Reinhardt
• 2006/02/01 Re: [m5sim-users] what us the meaning of the halt instruction? Steve Reinhardt
• 2006/02/01 [m5sim-users] what us the meaning of the halt instruction? Jeff
• 2006/01/31 [m5sim-users] sampling and switching Jeff
• 2006/01/30 [m5sim-users] Get a $500 college scholarship. Anupama Kunchakara
• 2006/01/27 Re: [m5sim-users] Ideal cache simulation James Srinivasan
• 2006/01/27 Re: [m5sim-users] Ideal cache simulation James Srinivasan
• 2006/01/26 Re: [m5sim-users] How to fast-forwarding on SMT processor? Steve Reinhardt
• 2006/01/26 Re: [m5sim-users] Ideal cache simulation Steve Reinhardt
• 2006/01/26 [m5sim-users] How to fast-forwarding on SMT processor? Magic Zheng
• 2006/01/26 [m5sim-users] Ideal cache simulation Krit Athikulwongse
• 2006/01/26 [m5sim-users] FullCPU and perfect branch prediction Jos Delbar
• 2006/01/26 Re: [m5sim-users] Issue queue vs reorder buffer in M5 Alpha CPU model Kevin Lim
• 2006/01/26 [m5sim-users] Issue queue vs reorder buffer in M5 Alpha CPU model James Srinivasan
• 2006/01/24 Re: [m5sim-users] correctly flushing the FullCPU pipeline Jeff
• 2006/01/24 Re: [m5sim-users] correctly flushing the FullCPU pipeline Steve Reinhardt
• 2006/01/24 [m5sim-users] correctly flushing the FullCPU pipeline Jeff
• 2006/01/20 Re: [m5sim-users] Sampler in ALPHA_SE mode Jeff
• 2006/01/20 Re: [m5sim-users] Sampler in ALPHA_SE mode Steve Reinhardt
• 2006/01/20 Re: [m5sim-users] Sampler in ALPHA_SE mode James Srinivasan
• 2006/01/19 [m5sim-users] Sampler in ALPHA_SE mode Jeff
• 2006/01/19 Re: [m5sim-users] how to run multi-process on CMP? Ali Saidi
• 2006/01/19 [m5sim-users] Batch Automation of M5 Simulations Over a Distributed System williamb
• 2006/01/19 Re: [m5sim-users] Fast-forwarding m5 Ronald George Dreslinski Jr
• 2006/01/19 [m5sim-users] Fast-forwarding m5 James Srinivasan
• 2006/01/18 Re: [m5sim-users] how to run multi-process on CMP? Mihara Tomonobu
• 2006/01/11 [m5sim-users] Re: how to fast forward for instructions Jun Shao
• 2006/01/11 [m5sim-users] how to fast forward for instructions Jun Shao
• 2006/01/06 Re: [m5sim-users] Debugging m5 with gdb/ddd Nathan Binkert
• 2006/01/06 [m5sim-users] Debugging m5 with gdb/ddd James Srinivasan
• 2006/01/06 [m5sim-users] Re: linux-dist access request Lisa Hsu
• 2006/01/06 Re: [m5sim-users] about periodically dump Steve Reinhardt
• 2006/01/05 [m5sim-users] about periodically dump Zhang zhibin
• 2006/01/05 [m5sim-users] Two questions with the M5 benchmarks. Richard R. Zhang
• 2005/12/30 Re: [m5sim-users] how to run multi-process on CMP? Steve Reinhardt
• 2005/12/29 Re: [m5sim-users] Using regular variables in formula stat Jun Shao
• 2005/12/28 Re: [m5sim-users] how can two processes communicate when in simulation Steve Reinhardt
• 2005/12/28 [m5sim-users] how to run multi-process on CMP? Mihara Tomonobu
• 2005/12/28 [m5sim-users] how can two processes communicate when in simulation Zhang zhibin
• 2005/12/28 Re: [m5sim-users] Using regular variables in formula stat Nathan Binkert
• 2005/12/28 Re: [m5sim-users] Using regular variables in formula stat Jun Shao
• 2005/12/28 Re: [m5sim-users] Using regular variables in formula stat Nathan Binkert
• 2005/12/28 [m5sim-users] Using regular variables in formula stat Jun Shao
• 2005/12/16 [m5sim-users] why DEADLOCK? Zhang zhibin
• 2005/12/16 Re: [m5sim-users] EIO trace statistics Nathan Binkert
• 2005/12/16 Re: [m5sim-users] EIO trace statistics Steve Reinhardt
• 2005/12/16 [m5sim-users] EIO trace statistics Jos Delbar
• 2005/12/15 Re: [m5sim-users] ALPHA_SE MP uplimit of # of processors Nathan Binkert
• 2005/12/15 [m5sim-users] ALPHA_SE MP uplimit of # of processors Wanli Liu
• 2005/12/15 [m5sim-users] Re: what can I do with unimplemented syscall Antti P Miettinen
• 2005/12/15 Re: [m5sim-users] Re: what can I do with unimplemented syscall Steve Reinhardt
• 2005/12/15 [m5sim-users] Re: what can I do with unimplemented syscall Zhang zhibin
• 2005/12/14 [m5sim-users] what can I do with unimplemented syscall Zhang zhibin
• 2005/12/14 Re: [m5sim-users] Understanding of cache implementation on write? Steve Reinhardt
• 2005/12/14 Re: [m5sim-users] Does M5 need program static linked? Steve Reinhardt
• 2005/12/14 [m5sim-users] Does M5 need program static linked? Zhang zhibin
• 2005/12/14 Re: [m5sim-users] Understanding of cache implementation on write? Steve Reinhardt
• 2005/12/14 [m5sim-users] Understanding of cache implementation on write? Magic Zheng
• 2005/12/13 Re: [m5sim-users] Re: M5 help needed Aater Suleman
• 2005/12/12 Re: [m5sim-users] m5 install error Steve Reinhardt
• 2005/12/12 Re: [m5sim-users] Re: M5 help needed Steve Reinhardt
• 2005/12/12 Re: [m5sim-users] warn: mult/su f18,f22,f14: non-standard trapping mode not supported Steve Reinhardt
• 2005/12/12 Re: [m5sim-users] warn: mult/su f18,f22,f14: non-standard trapping mode not supported Mario Donato Marino
• 2005/12/12 [m5sim-users] Segfault with mshrs = 1 Jos Delbar
• 2005/12/12 Re: [m5sim-users] Re: M5 help needed Aater Suleman
• 2005/12/12 Re: [m5sim-users] warn: mult/su f18,f22,f14: non-standard trapping mode not supported Steve Reinhardt
• 2005/12/12 [m5sim-users] warn: mult/su f18,f22,f14: non-standard trapping mode not supported Mario Donato Marino
• 2005/12/11 Re: [m5sim-users] Re: VA/PA, asid in upper 16 bits Steve Reinhardt
• 2005/12/11 [m5sim-users] Re: VA/PA, asid in upper 16 bits Antti P Miettinen
• 2005/12/11 [m5sim-users] m5 install error Zhang zhibin
• 2005/12/10 Re: [m5sim-users] size of boot image + swap partition Lisa Hsu
• 2005/12/09 Re: [m5sim-users] size of boot image + swap partition Ali Saidi
• 2005/12/09 [m5sim-users] size of boot image + swap partition Mario Donato Marino
• 2005/12/09 Re: [m5sim-users] rcS + program Mario Donato Marino
• 2005/12/09 Re: [m5sim-users] File opening Steve Reinhardt
• 2005/12/09 Re: [m5sim-users] File opening James Srinivasan
• 2005/12/08 Re: [m5sim-users] Cannot open file Nathan Binkert
• 2005/12/08 [m5sim-users] Cannot open file raghavendhar konnoju
• 2005/12/08 Re: [m5sim-users] Re: M5 help needed Lisa Hsu
• 2005/12/08 Re: [m5sim-users] File opening Lisa Hsu
• 2005/12/08 Re: [m5sim-users] CPU to L1 Ronald George Dreslinski Jr
• 2005/12/08 Re: [m5sim-users] CPU to L1 Steve Reinhardt
• 2005/12/08 [m5sim-users] File opening Anupama Kunchakara
• 2005/12/08 [m5sim-users] CPU to L1 Anupama Kunchakara
• 2005/12/08 Re: [m5sim-users] rcS + program Lisa Hsu
• 2005/12/08 [m5sim-users] Re: M5 help needed Aater Suleman
• 2005/12/08 Re: [m5sim-users] M5 vs. SimpleScalar Jos Delbar
• 2005/12/07 Re: [m5sim-users] M5 vs. SimpleScalar Nathan Binkert
• 2005/12/07 Re: [m5sim-users] M5 vs. SimpleScalar Jos Delbar
• 2005/12/07 [m5sim-users] rcS + program Mario Donato Marino
• 2005/12/07 Re: [m5sim-users] Error for floating point benchmarks Steve Reinhardt
• 2005/12/07 Re: [m5sim-users] Syscall Exit Steve Reinhardt
• 2005/12/07 [m5sim-users] Error for floating point benchmarks a b
• 2005/12/07 [m5sim-users] Syscall Exit a b
• 2005/12/07 Re: [m5sim-users] Building alpha executable for SE simulation Steve Reinhardt
• 2005/12/07 Re: [m5sim-users] Building alpha executable for SE simulation Steve Reinhardt
• 2005/12/06 [m5sim-users] Building alpha executable for SE simulation Mayank Bomb
• 2005/12/06 Re: [m5sim-users] halt instruction encountered Adam 'WeirdArms' Wiggins
• 2005/12/06 Re: [m5sim-users] halt instruction encountered Steve Reinhardt
• 2005/12/06 [m5sim-users] halt instruction encountered a b
• 2005/12/06 Re: [m5sim-users] BTB size Kevin Lim
• 2005/12/06 [m5sim-users] BTB size Jos Delbar
• 2005/12/06 [m5sim-users] m5 Anupama Kunchakara
• 2005/12/05 Re: [m5sim-users] Data/instruction Erik George Hallnor
• 2005/12/05 Re: [m5sim-users] Inter-chunk memory access latency Erik George Hallnor
• 2005/12/05 [m5sim-users] Data/instruction Anupama Kunchakara
• 2005/12/04 [m5sim-users] Inter-chunk memory access latency Jos Delbar
• 2005/12/04 Re: [m5sim-users] Re: VA/PA, asid in upper 16 bits Steve Reinhardt
• 2005/12/04 [m5sim-users] Re: VA/PA, asid in upper 16 bits Antti P Miettinen

• Earlier messages
• Later messages