At 2-9-2004 15:57, Dave Courtney wrote:
snip
Can I move the layout onto a new board to fix this?
'Save copy as ASCII', then open the ASCII copy to see if all is well again.
Then delete the original and rename the copy.
Worked for me.
Leo Potjewijd
hardware designer
Integrated Engineering B.V
me (again), a known bug or a new one?
More importantly, is there a way around this?
Any input is greatly appreciated.
Leo Potjewijd
hardware designer
Integrated Engineering B.V.
[EMAIL PROTECTED]
+31 20 4620700
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto
around the binary files
Dennis Saputelli
Leo Potjewijd wrote:
At 31-7-2004 13:34, Rolf Molitor wrote:
You can edit the power symbols like this:
Get the System Menu (down arrow) and select Customize.
Right click the Power objects and select Edit. There
you see all
and not the actual power object
itself as it appears on the schematic
Leo Potjewijd
hardware designer
Integrated Engineering B.V.
[EMAIL PROTECTED]
+31 20 4620700
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list
) getting to my nerves
Leo Potjewijd
hardware designer
Integrated Engineering B.V.
[EMAIL PROTECTED]
+31 20 4620700
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers
' (read: copper structures) that are board
specific and need fine-tuning when I create the final PCB; so I switch back
and forth a lot and have the library open for editing at the same time I am
working in the PCB This neat little trick save loads of time.
Leo Potjewijd
hardware designer
At 29-7-2004 13:25, you wrote:
-Original Message-
From: Leo Potjewijd [mailto:[EMAIL PROTECTED]
Sent: 29 July 2004 10:12
To: Protel EDA Forum
Cc: 'Protel EDA Forum'
Subject: Re: [PEDA] 99SE SP6 updating footprints
At 28-7-2004 22:23, John A. Ross [RSDTV] wrote:
If say
PCB
to sheet 2. Then these repeat 8 times?
The only way I can think of is to use the two sheets as the base, then
hierarchy them.
Stephen, in my experience is with 99SE there was never any problem; I just
kept good track of the designators and Protel did the rest
Leo Potjewijd
hardware designer
Steve,
I've got 2 eurocents for you:
Using explicit sheet-port connectivity, but GND power symbols should be
common regardless.
In the really old OrCad days, when DOS ruled, the sheet ports (local) took
precedence over power symbols (global). That was the only way to isolate
power nets on
any of you guys point me in the correct direction? Any input is greatly
appreceated.
Leo Potjewijd
hardware designer
Integrated Engineering B.V.
[EMAIL PROTECTED]
+31 20 4620700
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave
be a violation because the clearance is
less than the 6 mils specified.
Am I missing something very obvious, or am I to look for a new package?
Help me out guys, please. I'm getting quite desperate
Leo Potjewijd
hardware designer
Integrated Engineering B.V.
[EMAIL PROTECTED]
+31 20 4620700
lawyers with programmers..;)
Leo Potjewijd
hardware designer
Integrated Engineering B.V.
[EMAIL PROTECTED]
+31 20 4620700
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com
. Some good computations can be found in Microchip's AN678.
Leo Potjewijd
hardware designer
Integrated Engineering B.V.
[EMAIL PROTECTED]
+31 20 4620700
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http
open when I start the design explorer.
Quite simple: close all designs first, then close Protel.
Succes,
Leo Potjewijd
hardware designer
Integrated Engineering B.V.
[EMAIL PROTECTED]
+31 20 4620700
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL
, but since it does not happen in any other
software that cannot be.
When the schedule permits, I'll do a little digging and experimenting; but
that will probably wander off into the next week.
Leo Potjewijd
hardware designer
Integrated Engineering B.V.
[EMAIL PROTECTED]
+31 20 4620700
,Thanks
Best regards,
Miao yijun
Inventec @ppliances
Good luck.
Leo Potjewijd
hardware designer
Integrated Engineering B.V.
[EMAIL PROTECTED]
+31 20 4620700
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http
Fairchild).
BTW, I am designing boards for just 10 years now, so I really don't know
much about the subject yet. In fact, I'm still learning, every single day.
To qoute another frequent poster to this list: I hope this helps.
Regards,
Leo Potjewijd
hardware designer
Integrated Engineering B.V
I'm not sure this still belongs on the PEDA forum But I'm sure to be
corrected if it doesn't.
At 06-03-04 00:03, Abd ul-Rahman Lomax wrote:
snip-snip
Because Protel99SE.exe has caused errors and will be closed.
My condolences.
Thanks
snip
First of all, the virus scanner and network
At 04-03-04 17:44, you wrote:
hi Leo
i can't reproduce your problem, please see if i did it right
i set via default paramter to tent
Check.
i set a design rule to a big expansion to make it obvious
note: i used via specification in design rule to apply only
to the diameter and hole size of the
At 05-03-04 03:14, Dennis Saputelli wrote:
see my earlier response on this
snip-snip
the 'default' setting applied in Tool Prefs Defaults ONLY applies when
using the Place Via command
As I understand now (thanks also to the wonderful explanation given by Abd
about an hour earlier)
if
At 03-03-2004 23:35, Ian Wilson wrote:
On 12:28 AM 4/03/2004, Leo Potjewijd said:
Hi.
I just discovered something strange:
I like my vias tented so I keep the tenting checkbox in the default via
settings dialog checked.
While interactively routing a PCB I noticed that the automatically placed
not want to end up with a board that has some vias tented and some
not, and the global edit on the complete board afterwards is too easiliy
forgotten.
I'm sure I'm missing something obvious, but haven't a clue
Please help me out, guys..
Leo Potjewijd
hardware designer
Integrated Engineering
At 03-03-2004 17:34, [EMAIL PROTECTED] wrote:
Hey guys,
I've got a problem I can't figure out. We do a lot of interconnect with
wires soldered into a single pad. We generally designate them as E?.
I cannot figure out how to relate the pad to the schematic. I've tried
using the one pin CON1
At 03-03-04 22:24, BROCK RUSSELL wrote:
Probably the current default for vias is not set for tenting.
Check in Tools/Preferences/Defaults for the via property settings.
Brock Russell
Sorry Brock,
just checked and is _is_ set for tenting
Manually' placed vias tent, but auto-placed vias
Well, I've got 2 (euro)cents to spare:
I'd settle for footprint definitions in DXF, preferably also showing the
paste mask and component outline.
That would already make a huge difference in work when defining a library
component, with virtually no extra effort on the manufacturer side. I
Thank you all for putting me back on my feet, I feel a bit humble now.
Thanks to Mr. Lomax's in-depth explanation I now understand what went wrong
(and solved it by means of the ASCII-trick).
I won't make that mistake again (hopefully).
By now,
Leo Potjewijd
hardware designer
Integrated
is not on the schematic (which it is).
I checked all fields, names etc of the components in question but cannot
find anything wrong.
Surely I am missing something extremely obvious but haven't a clue.
Can any of you help me out here?
Thanks,
Leo Potjewijd
hardware designer
Integrated Engineering
before I
turn black...
The board is finished, and so am I (I really have to stop pulling these
all-nighters)
But the only slapping-my-head that I have been doing is to keep me awake...:-\
I will post an update in a week or two to let you all know what really
happened.
By now !
Leo Potjewijd
on a fresh PCB (in the same DDB, true); only to find
the same weird stuff.
Is this just me being stupid (again) or did some stray cosmic ray toggle a
setting somewhere deep inside the works of my P99SE? More importantly:
_which_ setting?
Help me out here, guys...
Leo Potjewijd
hardware designer
to achieve this?
I'd like to create a button to do this, but I have no clue how to pursuade
Protel to toggle a checkbox in the part properties dialogue (left alone how
to assign multiple processes to a single button).
Thanks for your input.
Leo Potjewijd
hardware designer
IE Keyprocessor bv.
[EMAIL
fields in their default positions.
But it just might be quicker to redraw it all from scratch and use a
netlist compare to verify its correctness.
Success,
Leo Potjewijd
hardware designer
IE Keyprocessor bv.
[EMAIL PROTECTED]
+31 20 4620700
the dark ages and am _very_ happy with it.
Especially v6 with the self learning spam filter.
Regards,
Leo Potjewijd
hardware designer
IE Keyprocessor bv.
[EMAIL PROTECTED]
+31 20 4620700
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED
. But then
again, I'm just guessing on this one.
To quote an unknown philosopher: The truth will set you free. But first,
it's going to piss you off.
Take care,
Leo Potjewijd
hardware designer
IE Keyprocessor bv.
[EMAIL PROTECTED]
+31 20 4620700
it out on my own for the past
six hours.
Would any of you gentlemen be prepared to share his thoughts over this and
get this project back on track (no pun intended)?
Leo Potjewijd
hardware designer
IE Keyprocessor bv.
[EMAIL PROTECTED]
+31 20 4620700
At 19/11/2003 18:08, Dennis Saputelli wrote:
yeah i agree (although i haven't seen this particular bug)
'just say no' to the protel text editor
it's not very good and too idiosyncratic anyway
and yes UltraEdit is the best!
Well, it surely can not be worse..:-/
Any way to hook it up to Protel so UE
, 'connected' by network...
I don't have a clue where to start fixing this; any of you guys have any idea?
Thanks,
Leo Potjewijd
hardware designer
IE Keyprocessor bv.
[EMAIL PROTECTED]
+31 20 4620700
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED
setup/machine/handling
time.
In electrical testing, SMD pads most likely need a different test setup:
thru-hole pads can be accessed on both sides of te PCB while SMD pads can
not, SMD on both sides will thus result in higher cost.
Just my 0.02.
Leo Potjewijd
hardware designer
IE
At 08/10/2003 18:12, [EMAIL PROTECTED] wrote:
Hi,
I'd like to use a large, unmasked, plated, copper pour, on a single layer, to
perform as a heat sink for a D-Pak regulator.
I need to quantify the thermal resistance of the copper pour to ambient. I
know it's based on copper thickness and copper
of board size and hence antenna size/footprint) the
processes got somewhat mixed up
Thanks for all your patience.
Even that cold is getting better :-D
By now,
Leo Potjewijd
hardware designer
IE Keyprocessor bv.
[EMAIL PROTECTED]
+31 20 4620700
of this?
Leo Potjewijd
hardware designer
IE Keyprocessor bv.
[EMAIL PROTECTED]
+31 20 4620700
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list
At 13/10/2003 18:33, Rolf Molitor wrote:
Hi Leo,
that behaviour is ok. You can not give teh focus to a component in the pcb
editor like you are used to in the schematic editor.
Phew!
Although that is not exactly the answer I was hoping for it still is a
relief; I thought I was going nuts
).
Releasing the footprint does not help much either, I then have an unplaced
component
Is there any way out of this?
Leo Potjewijd
hardware designer
IE Keyprocessor bv.
[EMAIL PROTECTED]
+31 20 4620700
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL
or unchecking
the 'locked' checkbox does not make any difference.
Obviously I am missing something obvious here, but I haven't a clue.
Could any of you please point me in the right direction?
Thanks,
Leo Potjewijd
hardware designer
IE Keyprocessor bv.
[EMAIL PROTECTED]
+31 20 4620700
At 9-29-2003 08:27, Terry Creer wrote:
Guys,
Out of interest, I tried this myself, by exporting a few selected components
to a spreadsheet, changing a footprint (0603 to 1206) and doing an
'update'. Sure enough, it updated the 'footprint' field on the component to
1206, but it didn't actually
Hi all,
I just created a PCB-template using the wizard.
Nice, handy an all that but the thing is way too small: mils in stead of
millimeters.
How do I go about removing this from the wizard?
For that matter, how do I assign an already existing PCB to the wizard?
Leo Potjewijd
hardware
...C200, C201 etc.
SNIP
How about selecting the routed channel, cut it to the clipboardthingy, then
paste an array with textincrement = +100 ??
Haven't tried it, but it seems the logical thing to do..
Leo Potjewijd
hardware designer
IE Keyprocessor bv.
[EMAIL PROTECTED]
+31 20 4620700
?
Is there a solution to this? This is quite annoying.
Leo Potjewijd
hardware designer
IE Keyprocessor bv.
[EMAIL PROTECTED]
+31 20 4620700
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http
library in the database..Highly
inefficient, and quite error-prone.
Has anyone found out a way to edit those fields per library or per database?
Any input is greatly appreceated.
Leo Potjewijd
hardware designer
IE Keyprocessor bv.
[EMAIL PROTECTED]
+31 20 4620700
At 09/09/2003 06:12, Ian wrote:
Enough! surely!
Hasn't anyone got real work to do?
Hear! Hear!
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
*
At 02/09/2003 01:43, Christopher Rhomberg wrote:
Hi All,
I have been using Protel99SE for about 4 years now and always
used my scroll mouse to scroll on the schematic and PCB workspace
using the SHIFT button to change to horizontal scrolling.
snippety-snip
Wow. Seems mighty handy to me, how did
At 28/08/2003 17:26, Tony Karavidas wrote:
Thanks for your explanation. Yeah, it didn't make sense to me the first.
However, I just tried it and it still works for me. I dbl-clicked on a
part type of a connector which was CON9
In the part type properties dialog box, I changed the X and Y values
Thank goodness, I'm not the only one that stumbled accross this.
It is indeed a bug, the selectionbox doesn't work when you want to globally
edit designator/part field locations, values or fonts.
I noticed that one step too late (couldn't undo) a while ago and had to
manually correct 480
or
interpretation odf rules, be it mine, Protels' or both. Is there anyone
among the expert users who can explain this?
As always, any help or insight is greatly appreceated.
Leo Potjewijd
hardware designer
IE Keyprocessor bv.
[EMAIL PROTECTED]
+31 20 4620700
into this before? Found a solution perhaps?
As always, any input on this is greatly appreceated.
Leo Potjewijd
hardware designer
IE Keyprocessor bv.
[EMAIL PROTECTED]
+31 20 4620700
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave
in the back of my head since I started with
Protel. I do have about sixty other projects that need conversion, you know
Thanks again, Chris.
Leo Potjewijd
hardware designer
IE Keyprocessor bv.
[EMAIL PROTECTED]
+31 20 4620700
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post
At 18/07/2003 10:22, Peter Moreton wrote:
...
However, I noticed today that when I start the Autorouter, there is
quite a bit of copper already on the PCB, from previous sessions.
Peter,
I've had a similar problem. What I did: selected one of the remaining bits
of track, edited the properties
At 03/07/2003 07:00, Harry wrote:
There is no known 'undocumented feature' that is likely to be causing your
problem. More likely is some minor detail that has slipped by, or the
problem is with the printer driver that you are using for the print
preview - we have seen some quirky behavior
string on every layer from now on, right
from the start. At least it will give me a hint when something like this
happens again...
Thank you all for your input.
Regards,
Leo Potjewijd
hardware designer
IE Keyprocessor bv.
[EMAIL PROTECTED]
+31 20 4620700
At 03/07/2003 15:48, you wrote:
After a visit to the toilet (my best ideas seem to emerge there) I thought
Must..suppress...urgeto.make..humorous...comments.AA
RRGGHH!
Feel free to do so, we need a good laugh now and then.
* * * * * * * * * * * * * * * * * * * *
sub-planes gone?
Did I do something stupid?
Or is this another 'undocumented feature' (like the hole size) of the print
preview process?
Please, enlighten me..
Leo Potjewijd
hardware designer
IE Keyprocessor bv.
[EMAIL PROTECTED]
+31 20 4620700
At 27/06/2003 02:21, Ian wrote:
Is it true OrCad Capture only supports on level of UNDO?
For version 3.21 (yes, I still use it) and its predecessors it is, but that
probably won't surprise anybody;-)
Leo Potjewijd
hardware designer
IE Keyprocessor bv.
[EMAIL PROTECTED]
+31 20 4620700
.
Another thing that would make life easier is to directly switch between
drawing modes (90 degree, 45 degree) without typing shift-spacebar two or
four times. I searched but could not find the PCB process and parameters
needed for this.
Any input is gratly appreceated.
Thanks,
Leo Potjewijd
At 16/06/2003 10:15, Robert Gillat wrote:
Hi,
A colleague of mine used to produce artwork on film using a laser printer.
The right sort of film was essential to ensure dimensional stability with
the heat of the laser printer. This yielded black tracks on a transparent
film. He then used a
and such.
Maybe someone in the forum has figured this out, or has some otherwise
useful comments.
Any help is (as always) greatly appreciated.
Leo Potjewijd
hardware designer
IE Keyprocessor bv.
[EMAIL PROTECTED]
+31 20 4620700
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message
Thank you all for the comprehensive tips on this subject.
For this project I'll stick with the pad class/rule solution, when things
get really tough I can always switch to the zero Ohm and virtual short
solutions.
Leo
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a
Protel.
It works again! Those INI files are magical files!!
I tried looking at the file in detail, but could not find obvious faults.
Most of it is fairly straightforward though, that enabled me to recover
some of the settings (colours mostly).
Oh well.
Leo Potjewijd
hardware designer
IE
At 02/06/2003 11:00, Mattias wrote:
I believe that the component drag setting may influence this behavior too
if I remember correctly. Try to change that setting under preferences.
BINGO. That was the culprit. Thanks!
Leo Potjewijd
hardware designer
IE Keyprocessor bv.
[EMAIL PROTECTED]
+31 20
Hi folks,
leave it to Leo to crash into weird stuff: the PCB editor refuses to rotate
components when I press the spacebar.
What happened: last wednesday I was happily working on a complex design and
all I had to do was annotate (auto-annotate makes a mess of multi-part
components) and fill
At 28/05/2003 03:03, Julian wrote:
I think it's interesting
snip_snip
Maybe if you start a convention where you flag the header with {compare} or
{DXP/99SE} or something, those people who don't like it can delete the
messages unread.
Good idea! Even for the folks who _are_ interested (like
At 21/03/2003 14:24, aj wrote:
snip-snip
Suppose that there were two different types of situation, one in which a
REAL component, ie, LM317, MC68332, 74HCT245, INA106, etc., uses its fields
normally when depositied on the schematic sheet, and where a second type (a
pseudo-powerport) sup[resses
Robert,
I had a similar problem with my old OrCad SDT (version 3.2): weird shorts
between nets. It took both of our designers two days to detect the cause of
this: hidden (power) pins on components.
Those pins were invisible but could still connect to other objects (and
promptly did so).
At 14/03/2003 08:31, you wrote:
Leo,
Weird problem.. It always worked fine, as far as showing correct pad
sizes for me.
It did for me too, on the full SMD boards I produced earlier. Only there I
had a hassle with octagon pads (found a way around that, though: generate
gerbers the usual way,
! but
that seems like a lot of extra and IMO unnecessary work.
Since I am relatively new to Protel I hope I am doing something wrong, but
what? Surely I am not the only one that wants a print preview with pads in
the right size.
Has anyone a solution?
Leo Potjewijd
Leo Potjewijd
hardware designer
IE
to see if the example link below survives the trip
through the Protel EDA forum...
http://www.analog.com/Analog_Root/static/marketSolutions/ios/catalog/outlin
e/3bmod_ol.html
Strange. in my Eudora the above link appears split on two lines, but is
completely functional..
cheers,
Leo
Strange. in my Eudora the above link appears split on two lines, but
is completely functional..
But only the first time around!
cheers,
Leo Potjewijd
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit
75 matches
Mail list logo